Workshop on Digital VLSI Design using Verilog HDL