



MUTHAYAMMAL ENGINEERING COLLEGE

(An Autonomous Institution)

(Approved by AICTE, New Delhi, Accredited by NAAC & Affiliated to Anna University) Rasipuram - 637 408, Namakkal Dist., Tamil Nadu.

Department of Electronics and Communication Engineering Question Bank - Academic Year (2021-22)

Course Code & Course Name : 19GES24 & DIGITAL PRINCIPLES AND SYSTEM DESIGN

Year / Sem / Sec : II/ III /

UNIT I

BOOLEAN ALGEBRA AND LOGIC GATES

PART A

- 1 Prove that $x + xy = x$ (CO1,K1)
- 2 Convert 736_8 into an equivalent binary number. (CO1,K2)
- 3 Given the two binary numbers $X = 1010100$ and $Y = 1000011$, perform the subtraction $Y - X$ using 2s complements. (CO1,K2)
- 4 Which gates are called as the universal gates? What are its advantages? (CO1,K1)
- 5 How to represent a positive and negative sign in computers (CO1,K1)
- 6 State Duality principle (CO1,K1)
- 7 State and Apply DeMorgan's theorem. $[(x+y)' + (x+y)']' = x+y$ (CO1,K3)
- 8 List out the advantages and disadvantages of K-map method (CO1,K1)
- 9 Give the steps to convert gray code to binary code. (CO1,K2)
- 10 Convert $Y = A + BC' + AB + A'BC$ into canonical form. (CO1,K2)

PART B

- 1 (a) State the postulates of Boolean algebra (CO1,K1)
- 1 (b) Find a Min SOP for $f = b'c'd + bcd + acd' + a'b'c + a'bc'd$ (CO1,K2)
- 2 Find an expression for the following function using Quine McCluskey method $F = \sum m(0, 2, 3, 5, 7, 9, 11, 13, 14, 16, 18, 24, 26, 28, 30)$ and Draw the logical circuit of the minimal expression. (CO1,K2)
- 3 (a) Find the $F(A, B, C, D) = \sum m(1, 4, 6, 10) + \sum d(0, 11)$ using K-Map method and Draw the logical circuit of the minimal expression. (CO1,K2)
- 3 (b) Find the $F(W, X, Y, Z) = \sum m(1, 4, 6, 7, 8, 9, 10, 11, 15)$ using K-Map method and Draw the logical circuit of the minimal expression.
- 4 Simplify the Boolean function $F(A, B, C, D) = \prod M(1, 3, 7, 11, 15) + \prod d$ (CO1,K2)

- (0,2,5) .if don'tcare conditions are not taken care, What is the simplified Boolean function .What are your comments on it? Implement both circuits
- 5 (a)Simplify the following function using tabulation method $Y(a,b,c,d) = \sum m (0,1,2,5,6,8,9,10) + \sum d(7,14)$ and implement logical gates. (CO1,K2)

UNIT II

COMBINATIONAL LOGIC- PART A

- | | | |
|----|---|----------|
| 1 | Define Combinational circuit | (CO2,K1) |
| 2 | Design procedure for combinational circuits | (CO2,K1) |
| 3 | Logic equation for half adder | (CO2,K1) |
| 4 | Draw the half sub tractor | (CO2,K1) |
| 5 | Illustrate 4 bit Binary parallel adder? | (CO2,K1) |
| 6 | What do you mean by comparator? | (CO2,K1) |
| 7 | Define Multiplexing | (CO2,K1) |
| 8 | Application for parity checker and parity generator | (CO2,K1) |
| 9 | What is decoder? | (CO2,K1) |
| 10 | Difference between decoder and demux. | (CO2,K1) |

PART B

- | | | |
|---|--|----------------------|
| 1 | (a) Design a 2 bit magnitude comparator | (CO2,K1) |
| | (b) Explain the working of carry look ahead adder | (CO2,K1) |
| 2 | (a) Realize a BCD to Excess 3 code conversion circuit starting from its truth table | (CO2,K1)
(CO2,K1) |
| | (b) Design a full Adder using 2-half adder | |
| 3 | (a) Design a 1X4 De-multiplexer circuit | (CO2,K1) |
| | (b)Implement the following Boolean function $F= \sum m (0,3,5,8,9,10,12,14)$. Using 8:1 Mux | (CO2,K1) |
| 4 | (a) Explain in detail about parity generator and parity cheker | (CO2,K1) |
| | (b) Translates from Excess 3 to BCD 8421 code. | (CO2,K1) |
| 5 | (a) Design Encoder and implement logical diagram. | (CO2,K1) |
| | (b) Implement the following Boolean function using Mux | (CO2,K2) |
| | $F(a,b,c,d) = \sum m (0,1,3,4,8,9,15)$ | |

UNIT-III

SYNCHRONOUS SEQUENTIAL LOGIC

PART-A

1. Give the comparison between combinational circuits and sequential circuits. [CO3, K1]
2. Define race around condition. [CO3, K1]
3. Write the excitation table for SR FF. [CO3, K1]
4. Define rise time. [CO3, K1]
5. Short notes on skew and clock skew. [CO3, K1]
6. Write the characteristic equation of JK FF. [CO3, K1]
7. How the lock-out condition can be avoided? [CO3, K1]
8. How many flip flops are needed for a mod 60 counter? [CO3, K1]
9. What is shift register? and its types. [CO3, K1]
10. What is the use of ring counter? [CO3, K1]

PART-B

1. (a) Write the characteristic table and characteristic equation of SR and D Flip flop. [CO3, K3]
(b) Explain the characteristic table and characteristic equation of JK and T Flip flop. [CO3, K3]
2. (a) Explain the working of BCD Ripple Counter with the help of state diagram and logic diagram. [CO3, K3]
(b) Design mod-10 synchronous counter using JK Flip Flops. [CO3, K3]
3. (a) Explain the shift registers and its types. [CO3, K1]
(b) Explain the universal shift registers. [CO3, K1]
4. (a) With neat diagram explain master / slave JK-flip flops. [CO3, K1]
(b) Summarize the design procedure for Synchronous Sequential circuit. [CO3, K3]
5. (a) Design a Ring counter and explain in detail. [CO3, K3]
(b) Design a Johnson counter and explain in detail. [CO3, K3]

UNIT-IV

ASYNCHRONOUS SEQUENTIAL LOGIC

PART-A

1. Distinguish between synchronous sequential circuits asynchronous sequential circuits
2. Distinguish mealy and moore models? [CO4, K1]
3. Define state assignment [CO4, K1]
4. Short notes on state reduction. [CO4, K1]
5. What is meant by excitation table? [CO4, K1]
6. State the types of sequential circuits. [CO4, K1]
7. What is meant by Race? [CO4, K1]
8. Distinguish between fundamental mode and pulse mode operation of asynchronous sequential circuits [CO4, K1]
9. What is Hazards? and its types. [CO4, K1]
10. How to eliminate the hazard? [CO4, K1]

PART-B

1.(a)An asynchronous sequential circuit is described by the following excitation and function.

$$X=(Y_1Z_1'W_2)X+(Y_1'Z_1W_2') \quad S=X'$$

- (a) Draw the logic diagram of the circuit (b) Derive the transition table & output map
- (c) Describe the behavior of the circuit [CO4, K2]
- (b) Explain the fundamental & pulse mod asynchronous sequential circuit. [CO4, K2]
- 2.(a) Explain Essential, Static and Dynamic hazards in digital circuit. Given Hazards free realization for following Boolean function. $F(I,J,K,L)=\Sigma(1,3,4,5,6,7,9,11,15)$ [CO4, K2]
- (b) Explain in detail Race Free State assignment. [CO4, K2]
3. (a) Summarize the design procedure for asynchronous sequential circuit [CO4, K2]
- (b) Give examples for critical race & cycle and explain. [CO4, K2]
- 4.(a) Write short notes on hazards and its types. [CO4, K2]
- (b)What is the objective of state assignment in asynchronous circuit? Give hazard – free realization for the following Boolean function $f(A,B,C,D) = M(0,2,6,7,8,10,12)$ [CO4, K2]
- 5(a) Design a synchronous sequential sequence 0,1,2,3,4,5,6,0. [CO4, K2]
- (b)Explain Hazards free combinational circuits. [CO4, K2]

UNIT - 5

MEMORY AND PROGRAMMABLE LOGIC

PART - A

- 1) What are the types of logic families? (CO5,K1)
- 2) Draw the CMOS inverter circuit? (CO5,K1)
- 3) What is mean by PLDs? (CO5,K1)
- 4) Mention the applications of PLA. (CO5,K1)
- 5) List the applications of PAL. (CO5,K1)
- 6) Point out the applications of FPGA. (CO5,K1)
- 7) Define Fan in. (CO5,K1)
- 8) State Fan out. (CO5,K1)
- 9) How the Propagation delay occurs. (CO5,K1)
- 10) State Tristate gate. (CO5,K1)

PART - B

1. (i) Draw the schematic and explain the operation of a CMOS inverter. (CO5,K2)
(ii) Explain the Architecture of FPGA (CO5,K2)
2. Implement the following Boolean functions using PAL
 $W(A,B,C,D) = \sum m(0,2,6,7,8,9,12,13)$
 $X(A,B,C,D) = \sum m(0,2,6,7,8,9,12,13,14)$ (CO5,K2)
 $Y(A,B,C,D) = \sum m(2,3,8,9,10,12,13)$
 $Z(A,B,C,D) = \sum m(1,3,4,6,9,12,14)$
3. Design a BCD to Excess-3 code converter and implement using suitable PLA. (CO5,K2)
4. Explain the working of 2 input TTL totem-pole NAND gate circuit. (CO5,K2)
5. Explain the structures of PLA and PAL (CO5,K2)