MUTHAYAMMAL ENGINEERING COLLEGE Rasipuram - 637408

# COURSE CODE \& TITLE - 19GES24/DIGITAL PRINCIPLES AND SYSTEM DESIGN 

## UNIT-1

## BOOLEAN ALGEBRA AND LOGIC GATES

Presentation by Mrs.V.Hema

AP-ECE

## SYLLABUS

- UNIT I: BOOLEAN ALGEBRA AND LOGIC GATES

Review of Number Systems -Arithmetic Operations -Binary CodesBoolean Algebra and Theorems -Boolean Functions-Simplification of Boolean Functions using Karnaugh Map and Tabulation Methods -Logic Gates-NAND and NOR Implementations.

- UNIT II :COMBINATIONAL LOGIC

Combinational Circuits -Analysis and Design Procedures-Circuits for Arithmetic Operations, Code Conversion -Decoders and Encoders -Multiplexers and Demultiplexers -Introduction to HDL HDL Models of Combinational circuits.

- UNIT III:SYNCHRONOUS SEQUENTIAL LOGIC

Sequential Circuits -Latches and Flip Flops -Analysis and Design Procedures -State Reduction and State Assignment -Shift Registers-Counters -HDL for Sequential Logic Circuits.

## SYLLABUS

- UNIT IV:ASYNCHRONOUS SEQUENTIAL LOGIC

Analysis and Design of Asynchronous Sequential CircuitsReduction of State and Flow Tables -Race-free State AssignmentHazards.

- UNIT V:MEMORY AND PROGRAMMABLE LOGIC RAM and ROM -Memory Decoding -Error Detection and Correction -Programmable Logic Array -Programmable Array Logic -Sequential Programmable Devices -Application Specific Integrated Circuits.
- TEXT BOOKS:
1."Digital Design", Pearson Education Publication, IV

Edition 2008 by Morris Mano M. and Michael D. Ciletti
2. "Digital Design Principles and Practices", Pearson Education

Publication, IV Edition 2008 by John F.Wakerly

## INTRODUCTION

Basically there are two types of signals in electronics,
i) Analog
ii) Digital

- The term digital refers to any process that is accomplished using discrete units
- Digital computer is the best example of a digital system.
- Almost all digital circuits are really logic circuits because it is much easier to manipulate and process multiple voltage levels


## Digital versus Analog (contd.)



Analog Sigal


Digitid Signal


Logic (Biaxy) Sigal

## ADVANTAGES AND DISADVANTAGES

The usual advantages of digital circuits when compared to analog circuits are:

- Information storage can be easier
- Robustness

The Disadvantages of digital circuits are:

- Digital circuits are sometimes more expensive
- Digital systems must translate from continuous analog signals to discrete digital signals. This causes quantization errors.


## NUMBER SYSTEMS

- A system for representing number of certain type is called "Number System".
- Integers are normally written using positional numbering number system, in which each digit represents the coefficient in a power series.

$$
N=a_{n-1} r^{n-1}+a_{n-2} r^{n-2}+\cdots+a_{2} r^{2}+a_{1} r^{1}+a_{0}
$$

- Where n is the number of digit, r is the radix or base and $\boldsymbol{a}_{i}$ is the coefficient

$$
0 \leq a_{i}<r
$$

## REVIEW OF NUMBER SYSTEMS

- Many number systems are in use in digital technology.
- The decimal system is clearly the most familiar to us because it is tools that we use every day.
- Types of Number Systems are
> Decimal Number system
> Binary Number system
> Octal Number system
> Hexadecimal Number system


## DECIMAL NUMBER SYSTEM

- Decimal system is composed of 10 numerals or symbols. These 10 symbols are $0,1,2,3,4,5,6,7,8,9$.
- Using these symbols as digits of a number, we can express any quantity.
- The decimal system is also called the base-10 system because it has 10 digits.
- Even though the decimal system has only 10 symbols, any number of any magnitude can be expressed by using our system of positional weighting.

$$
\text { Example: } 3.14_{10}, 52_{10}, 1024_{10}
$$

## BINARY SYSTEM

- In the binary system, there are only two symbols or possible digit values, 0 and 1 .
- This base-2 system can be used to represent any quantity that can be represented in decimal or other base system.
- Binary quantities can be represented by any device that has only two operating states or possible conditions.
- E.g.. A switch is only open or closed. We arbitrarily (as we define them) let an open switch represent binary 0 and a closed switch represent binary 1 . Thus we can represent any binary number by using series of switches.


## OCTAL NUMBERSYSTEM

- The octal number system has a base of eight, meaning that it has eight possible digits: $0,1,2,3,4,5,6,7$.
- An older computer-based number system is "octal" or base eight. The digits in octal math are $0,1,2,3,4,5,6$, and 7 . The value "eight" is written as " 1 eight and 0 ones" or $10_{8}$.
- Since, the octal numbers uses less number of digits as compared to decimal numbers and hexadecimal numbers therefore it is easy to do computations in fewer steps and also less chances of occurrence of error.


## HEXADECIMAL NUMBER SYSTEM

- The hexadecimal system uses base 16 . Thus, it has 16 possible digit symbols. It uses the digits 0 through 9 plus the letters A, B, C, D, E, and F as the 16 digit symbols.
- Hexadecimal numbering system is often used by programmers to simplify the binary numbering system. Since 16 is equivalent to $2^{4}$, there is a linear relationship between the numbers 2 and 16 .
- Computers use binary numbering system while humans use hexadecimal numbering system to shorten binary and make it easier to understand.


## Fig: Number ssstem and their Base value

## Numbering Systems

| System | Base | Digits |
| :--- | ---: | :--- |
| Binary | 2 | 01 |
| Octal | 8 | 01234567 |
| Decimal | 10 | 0123456789 |
| Hexadecimal | 16 | 0123456789 ABCDEF |

Fig: Types of Number Systems

| DECIMAL | BINARY | OCTAL | HEXADECIMAL |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | 0 | 0 |
| 1 | 0001 | 1 | 1 |
| 2 | 0010 | 2 | 2 |
| 3 | 0011 | 3 | 3 |
| 4 | 0100 | 4 | 4 |
| 5 | 0101 | 5 | 5 |
| 6 | 0110 | 6 | 6 |
| 7 | 0111 | 7 | 7 |
| 8 | 1000 | 10 | 8 |
| 9 | 1001 | 11 | 9 |
| 10 | 1010 | 12 | 111 |
| 11 | 1011 | 13 | B |
| 12 | 1100 | 14 | C |
| 13 | 1101 | 15 | D |
| 14 | 1110 | 16 | E |
| 15 | 1111 | 17 | F |

8421 CODE

$$
\begin{aligned}
& 8+4+2+1 \quad(8421 \text { code }) \\
5= & 0+1+0+1=0101 \\
9= & \mid+0+0+1=1001 \\
15= & \mid+1+1 \times 1=1111
\end{aligned}
$$

## CODE CONVERSION

- Coding is the process of translating the input information which can be understandable by the machine or a particular device.
- Coding can be used for security purpose to protect the information from steeling or interrupting.
- Converting from one code form to another code form is called code conversion, like converting from binary to decimal or converting from hexadecimal to decimal.


## BINARY TO DECIMAL COVERSION

- Any binary number can be converted to its decimal equivalent simply by summing together the weights of the various positions in the binary number which contain a 1 .
- The decimal number is equal to the sum of binary digits $\left(d_{n}\right)$ times their power of $2\left(2^{\mathrm{n}}\right)$ :
- decimal $=d_{0} \times 2^{0}+d_{1} \times 2^{1}+d_{2} \times 2^{2}+\ldots$

Example
Find the decimal value of $\mathrm{IlOOI}_{2}$ :

| binary number: | 1 | 1 | 1 | 0 | 0 | 1 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| power of 2: | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

- $11100 I_{2}=1 \cdot 2^{5}+1 \cdot 2^{4}+1 \cdot 2^{3}+0 \cdot 2^{2}+0 \cdot 2^{1}+1 \cdot 2^{0}=57_{10}$


## DECIMAL TO BINARY CONVERSION

There are 2 methods:

- Reverse of Binary-To-Decimal Method
- Repeat Division

Reverse of Binary-To-Decimal Method

| Decimal | Binary |
| :---: | :---: |
| $45_{10}$ | $=32+0+8+4+0+1$ |
|  | $=2^{5}+0+2^{3}+2^{2}+0+2^{0}$ |
| Result | $=101101_{2}$ |

Repeat Division-Convert decimal to binary: This method uses repeated division by 2.

| Division | Remainder | Binary |
| :---: | :---: | :---: |
| $25 / 2$ | $=12+$ remainder of 1 | 1 (Least Significant Bit) |
| $12 / 2$ | $=6+$ remainder of 0 | 0 |
| $6 / 2$ | $=3+$ remainder of 0 | 0 |
| $3 / 2$ | $=1+$ remainder of 1 | 1 |
| $1 / 2$ | $=0+$ remainder of 1 | 1 (Most Significant Bit) |
| Result | 2510 | $=110012$ |

## Contd,

## Conversion steps:

- Divide the number by 2 .
- Get the integer quotient for the next iteration.
- Get the remainder for the binary digit.
- Repeat the steps until the quotient is equal to 0 .

| Example \#1 |  |  |  |
| :---: | :---: | :---: | :---: |
| Convert 1310 to binary: |  |  |  |
| Division by 2 | Quotient | Remainder | Bit |
| $13 / 2$ | 6 | 1 | 0 |
| $6 / 2$ | 3 | 0 | 1 |
| $3 / 2$ | 1 | 1 | 2 |
| $1 / 2$ | 0 | 1 | 3 |
| So $1310=11012$ |  |  |  |

## EXAMPLE

1. How to convert 145 into the binary number system?

Solution:

| Division of <br> Decimal <br> Number by 2 | Quotient | Remainder | Binary |
| :---: | :---: | :---: | :---: |
| $145 / 2$ | 72 | 1 | 1 (LSB) |
| $72 / 2$ | 36 | 0 | 0 |
| $36 / 2$ | 18 | 0 | 0 |
| $18 / 2$ | 9 | 0 | 0 |
| $9 / 8$ | 4 | 1 | 1 |
| $4 / 2$ | 2 | 0 | 0 |
| $2 / 2$ | 1 | 0 | 0 |
| $1 / 2$ | 0 | 1 | $1(M S B)$ |

Hence, $14510=10010001_{2}$

## BINARY TO OCTAL

The following are the steps to convert a binary number into octal number.

- Take binary number
- Divide the binary digits into groups of three (starting from right) for integer part and start from left for fraction part.
- Convert each group of three binary digits to one octal digit. Example-1 - Convert binary number 1010111100 into octal number. Since there is no binary point here and no fractional part. So,



## Contd,

- Therefore, Binary to octal is.

$$
\begin{aligned}
& =\left(\begin{array}{llll}
001 & 010 & 111 & 100
\end{array}\right)_{2} \\
& =\left(\begin{array}{cccc}
1 & 2 & 7 & 4
\end{array}\right)_{8}
\end{aligned}
$$

Example-2 Convert binary number 0110011.1011 into octal number. Since there is binary point here and fractional part. So,


- Therefore, Binary to octal is.
$=(0110011.1011)_{2}$
$=(0110011.101 \text { I) })_{2}$
$=(110011.101100)_{2}$
$=(63.54)_{8}$

Contd,

## OCTAL TO BINARY

This method is simple and also works as reverse of Binary to
Octal Conversion. The algorithm is explained as following below.

- Take Octal number as input
- Convert each digit of octal into binary.
- That will be output as binary number.

Example: Convert octal number 540 into binary number.
According to above algorithm, equivalent binary number will be,
$=(540)_{8}$
$=(101100000)_{2}$
$=(101100000)_{2}$

## DECIMAL TO OCTAL

Follow the steps given below to learn the decimal to octal conversion:

- Write the given decimal number
- If the given decimal number is less than 8 the octal number is the same.
- If the decimal number is greater than 7 then divide the number by 8 .
- Note the remainder we get after division
- Repeat step 3 and 4 with the quotient till it is less than 8
- Now, write the remainders in reverse order(bottom to top)
- The resultant is the equivalent octal number to the given decimal number.

For example: Convert 1792 into octal number.

| Decimal Number | Operation | Quotient | Remainder | Octal Number |
| :--- | :--- | :--- | :--- | :--- |
| 1792 | $\div 8$ | 224 | 0 | 0 |
| 224 | $\div 8$ | 28 | 0 | 00 |
| 28 | $\div 8$ | 3 | 4 | 400 |
| 3 | $\div 8$ | 0 | 3 | 3400 |

## OCTAL TO DECIMAL

- To convert an octal number (base-8) to the decimal (base-10) number system, we need to use octal place value to add the base-10 value of each digit.
- In the octal place value system, each time you move a place to the left, the value increases eight-fold.


## Octal to Decimal



## HEXADECIMAL TO DECIMAL

Here are the steps to convert hex to decimal:

- Get the decimal equivalent of hex from table.
- Multiply every digit with 16 power of digit location.
- Sum all the multipliers.

Example:

- $7 \mathrm{DE}=\left(7 * 16^{2}\right)+\left(13 * 16^{1}\right)+\left(14 * 16^{0}\right)$

$$
=(7 * 256)+(13 * 16)+(14 * 1)
$$

$$
=1792+208+14
$$

$7 \mathrm{DE}=2014$

## DECIMAL TO HEXADECIMAL

- Take decimal number as dividend.
- Divide this number by 16 (16 is base of hexadecimal so divisor here).
- Store the remainder in an array (it will be: 0 to 15 because of divisor 16 , replace $10,11,12,13,14,15$ by A, B, C, D, E, F respectively).
- Repeat the above two steps until the number is greater than zero.
- Example - Convert decimal number 540 into hexadecimal number.
- Since given number is decimal integer number, so by using above algorithm performing short division by 16 with remainder.


## Contd,.

| Division | Remainder $(\mathbb{R})$ |
| :---: | :---: |
| $540 / 16=33$ | $12=\mathbf{C}$ |
| $33 / 16=2$ | 1 |
| $2 / 16=0$ | 2 |
| $0 / 16=0$ | 0 |

- Now, write remainder from bottom to up (in reverse order), this will be 021 C (or only 21C) which is equivalent hexadecimal number of decimal integer 540.


## BINARY TO HEXADECIMAL

- Hexadecimal number system provides convenient way of converting large binary numbers into more compact and smaller groups.
- First, we need to convert a binary into other base system (e.g., into decimal, or into octal). Then we need to convert it hexadecimal number.
Example - Convert binary number 1101010 into hexadecimal number.
- First convert this into decimal number:
- $(1101010)_{2}=1 \times 2^{6}+1 \times 2^{5}+0 \times 2^{4}+1 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+0 \times 2^{0}$

$$
=64+32+0+8+0+2+0=(106)_{10}
$$

- Then, convert it into hexadecimal number

$$
\begin{aligned}
(106)_{10} & =106 / 16=6.625=0.625 * 16=10(\mathrm{~A}) \\
& =6 / 16=0.35=0.35 * 16=6 \\
& =(6 \mathrm{~A})_{16} \text { which is answer. }
\end{aligned}
$$

## HEXADECIMAL TO BINARY

- Step 1: Write down the hex number. If there are any, change the hex values represented by letters to their decimal equivalents.
- Step 2: Each hex digit represents four binary digits and therefore is equal to a power of 2 .
- Step 3: Determine which powers of two (8, 4, 2 or 1 ) sum up to your hex digits.
- Step 4: Write down 1 below those 8, 4, 2 and 1's that are used. Write down 0 below those that are not used.
- Step 5: Read the 1's and 0 's from left to right to get the binary equivalent of the given hex number.


## Contd,.

- Example 1:

$$
(2 \mathrm{C} 1)_{16}=?
$$

2 C 1
2121 (using 8421 code)
$001011000001------\rightarrow$ binary number
Example 2:
$(9 \mathrm{DB} 2)_{16}=$ ?

$$
\begin{array}{cccc}
9 & \text { D } & \text { B } & 2 \\
9 & 13 & 11 & 2 \text { (using } 8421 \text { code) } \\
1001 & 1101 & 1011 & 0010------\rightarrow \text { binary number }
\end{array}
$$

## COMPLEMENT OF NUMBERS

- Complements are used in digital computers to simplify the subtraction operation and for logical manipulation.
- There are TWO types of complements for each base-r system: the radix complement and the diminished radix complement.
- The first is referred to as the r's complement and the second as the $(r-1)$ 's complement.
- The two types are referred to as
- 2 's complement and
- 1's complement for binary numbers
and the 10 's complement a complement for decimal numbers.


## 1's and 2's COMPLEMENT

- The 1 's complement of a binary number is the number that results when we change all1's to zeros and the zeros to ones.
- The 2 's complement is the binary number that results when we add 1 to the 1 's complement. It is used to represent negative numbers.

```
Binary representation of 5 is:0101
1's Complement of 5is: }101
2's Complement of 5 is: (1's Complement + 1) i.e.
    1010 (1's Compliment)
    +1
    1011 (2's Complement i.e. -5)
```


## ARITHMETIC OPERATIONS

- The basic arithmetic operations for real numbers are addition, subtraction, multiplication, and division.
- The basic arithmetic properties are the commutative, associative, and distributive properties.


## Commutative Property

- The commutative property describes equations in which the order of the numbers involved does not affect the result. Addition and multiplication are commutative operations:

$$
\begin{aligned}
& 2+3=3+2=5 \\
& 5 \cdot 2=2 \cdot 5=10
\end{aligned}
$$

Subtraction and division, however, are not commutative.

## Associative Property

- The associative property describes equations in which the grouping of the numbers involved does not affect the result.


## ARITHMETIC OPERATIONS

- As with the commutative property, addition and multiplication are associative operations:

$$
\begin{aligned}
& (2+3)+6=2+(3+6)=11 \\
& (4 \cdot 1) \cdot 2=4 \cdot(1 \cdot 2)=8
\end{aligned}
$$

Subtraction and division are not associative.

## Distributive Property

- The distributive property can be used when the sum of two quantities is then multiplied by a third quantity.

$$
(2+4) \cdot 3=2 \cdot 3+4 \cdot 3=18
$$

Arithmetic Operators

| Operators | Meaning | Example | Result |
| :---: | :---: | :---: | :---: |
| + | Addition | $4+2$ | 6 |
| - | Subtraction | $4-2$ | 2 |
| * | Multiplication | $4 * 2$ | 8 |
| $/$ | Division | $4 / 2$ | 2 |
| \% | Modulus operator to <br> get remainder in <br> integer division | $5 \% 2$ | 1 |

## RULES FOR ARTHIMETIC OPERATIONS

## 1. Rules of Binary Addition

$$
\begin{aligned}
& 0+0=0 \\
& 0+1=1 \\
& 1+0=1
\end{aligned}
$$

$1+1=0$, and carry 1 to the next more significant bit
$\checkmark$ Example

$$
11
$$

$00011010+00001100=00100110$

$$
\begin{array}{rlllllll}
0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\
+0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
& & & & & & & \\
\hline 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0
\end{array}
$$

## RULES FOR ARTHIMETIC OPERATIONS

2. Rules of Binary Subtraction
$0-0=0$
0-1 = 1, and borrow 1 from the next more significant bit
$1-0=1$
$1-1=0$
$\checkmark$ Example
$00100101 \cdot 00010001=00010100$

$$
\begin{array}{rrrrrrrr}
0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
+0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
& & & & & & & \\
\hline 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0
\end{array}
$$

## EXAMPLE

## Binary Subtraction

Example:
Subtract binary number 101 from 1011

$$
\begin{aligned}
& \text { (borrow) } \\
& 01 \\
& 1811 \\
& \begin{array}{r}
1011 \\
-\quad 110
\end{array}
\end{aligned}
$$

## RULES FOR ARTHIMETIC OPERATIONS

## 3) Rules of Binary Multiplication

$$
\begin{aligned}
& 0 \times 0=0 \\
& 0 \times 1=0 \\
& 1 \times 0=0
\end{aligned}
$$

$1 \times 1=1$, and no carry or borrow bits
$\checkmark \quad$ Example

$$
\begin{aligned}
& 00101001 \times \quad 00000110=1110110 \\
& \begin{array}{rrrrrrrr}
0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\
\times 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0
\end{array} \\
& \begin{array}{lllllllll} 
& 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & \\
0 & 1 & 0 & 1 & 0 & 0 & 1 & & \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0
\end{array}
\end{aligned}
$$

## RULES FOR ARTHIMETIC OPERATIONS

## 4) Rules of Binary Division

- The process of binary division does not have any specific rules to follow. Though this process is quite similar to the decimal division.

Example:

$$
\begin{gathered}
101) 11010(101 \rightarrow \text { quotient } \\
101 \\
00110 \\
101
\end{gathered}
$$

$001 \rightarrow$ remainder

## BINARY DIVISION



## BINARY CODES

- The digital data is represented, stored and transmitted as group of binary bits. This group is also called as binary code.
- Binary codes are codes which are represented in binary system with modification from the original ones.
- The types of binary codes are:

1) Weighted codes.
2) Non-Weighted codes.
3) Binary Coded Decimal Code
4) Alphanumeric Codes
5) Error Detecting Codes
6) Error Correcting Codes

## ADVANTAGES OF BINARY CODES

Following is the list of advantages that binary code offers.

- Binary codes are suitable for the computer applications.
- Binary codes are suitable for the digital communications.
- Binary codes make the analysis and designing of digital circuits if we use the binary codes.
- Since only $0 \& 1$ are being used, implementation becomes easy.


## WEIGHTED BINARY CODES

- Weighted binary codes are those binary codes which obey the positional weight principle.
- Each position of the number represents a specific weight.
- Several systems of the codes are used to express the decimal digits 0 through 9 .
- In these codes each decimal digit is represented by a group of four bits.



## NON-WEIGHTED CODES

- In this type of binary codes, the positional weights are not assigned.
- The examples of non-weighted codes are

Excess-3 code and Gray code.

## Excess-3 code

- The Excess-3 code is also called as XS-3 code. It is nonweighted code used to express decimal numbers.
- The Excess-3 code words are derived from the 8421 BCD code words adding $(0011)_{2}$ or (3)10 to each code word in 8421.


## EXCESS-3 CODE

- The excess-3 codes are obtained as follows Decimal Number $\longrightarrow 8421 \mathrm{BCD} \xrightarrow[0011]{\text { Add }}$ Excess-3

Example

| Decimal | BCD |  |  |  | Excess-3 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 8 | 4 | 2 | 1 | $B C D+0011$ |  |  |
| 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |

## GRAY CODE

- It is the non-weighted code and it is not arithmetic codes. That means there are no specific weights assigned to the bit position.
- As only one bit changes at a time so the gray code is called as a unit distance code. The gray code is also called as a cyclic code.
- Gray code cannot be used for arithmetic operation.

| Decimal | BCD |  |  |  | Gray |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 5 |  | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 6 |  | 1 | 1 |  | 0 | 1 | 0 | 1 |
| 7 |  | 1 | 1 |  | 0 | 1 | 0 | 0 |
| 8 |  | 0 | 0 |  | 1 | 1 | 0 | 0 |
| 9 |  | 0 | 0 |  | 1 | 1 | 0 | 1 |

## EXOR OPERATION



Bec
$4 \rightarrow$

$5 \rightarrow$


## BINARY CODED DECIMAL (BCD) CODE

- In this code each decimal digit is represented by a 4-bit binary number.
- BCD is a way to express each of the decimal digits with a binary code.
- In the BCD, with four bits we can represent sixteen numbers (0000 to 1111).



## BCD CODES

## Advantages of BCD Codes

- It is very similar to decimal system.
- We need to remember binary equivalent of decimal numbers 0 to 9 only.


## Disadvantages of BCD Codes

- The addition and subtraction of BCD have different rules.
- The BCD arithmetic is little more complicated.
- BCD needs more number of bits than binary to represent the decimal number. So BCD is less efficient than binary.


## ALPHANUMERIC CODES

- The alphanumeric codes are the codes that represent numbers and alphabetic characters.
- Mostly such codes also represent other characters such as symbol and various instructions necessary for conveying information.
- An alphanumeric code should at least represent 10 digits.
- The following three alphanumeric codes are very commonly used for the data representation.
1.American Standard Code for Information Interchange (ASCII).
2.Extended Binary Coded Decimal Interchange Code (EBCDIC).


## ERROR CODES

- There are binary code techniques available to detect and correct data during data transmission.


## Error detecting codes

- When data is transmitted from one point to another, there are chances that data may get corrupted. To detect these data errors, we use special codes, which are error detection codes.


## Error-correcting codes

- It not only detect errors, but also correct them. This is used normally in Satellite
- communication, where turn-around delay is very high as is the probability of data getting corrupt.


## ERROR CODES

## Hamming Codes

- Hamming code adds a minimum number of bits to the data transmitted in a noisy channel, to be able to correct every possible one-bit error.
- Two types of parity are:

Even parity: Checks if there is an even number of ones; if so, parity bit is zero. When the number of one's is odd then parity bit is set to 1 .

Odd Parity: Checks if there is an odd number of ones; if so, parity bit is zero. When the number of one's is even then parity bit is set to 1 .

## CODE CONVERSION

- There are many methods or techniques which can be used to convert code from one format to another.
> Binary to BCD Conversion
$>\mathrm{BCD}$ to Binary Conversion
$>\mathrm{BCD}$ to Excess-3
$>$ Excess-3 to BCD


## BINARY TO BCD CONVERSION

- Step 1 -- Convert the binary number to decimal.
- Step 2 -- Convert decimal number to BCD.

Example - convert (11101) $)_{2}$ to BCD.
Step 1 - Convert the given number to Decimal

| Step | Binary Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $11101_{2}$ | $\left(\left(1 \times 2^{4}\right)+\left(1 \times 2^{3}\right)+\left(1 \times 2^{2}\right)+\left(0 \times 2^{1}\right)+\left(1 \times 2^{0}\right)\right)_{10}$ |
| Step 2 | $11101_{2}$ | $(16+8+4+0+1)_{10}$ |
| Step 3 | $11101_{2}$ | $29_{10}$ |

Binary Number $-11101_{2}=$ Decimal Number $-29_{10}$

## BINARY TO BCD CONVERSION

- Step 2 - Convert to BCD

| Step | Decimal Number |
| :--- | :--- |
| Step 1 | 2910 |
|  |  |
| Step 2 229010 |  |

Result

$$
(11101)_{2}=(00101001)_{\mathrm{gcc}}
$$

## BCD TO BINARY CONVERSION

- Step 1 -- Convert the BCD number to decimal.
- Step 2 -- Convert decimal to binary.

Example - convert $(00101001)_{\mathrm{BCD}}$ to Binary.
Step 1 - Convert to BCD

| Step | BCD Number | Conversion |
| :--- | :--- | :--- |
| Step 1 | $(00101001)_{B C D}$ | $0010_{2} 1001_{2}$ |
| Step 2 | $(00101001)_{C C D}$ | $2_{10} 9_{10}$ |
| Step 3 | $(00101001)_{B C D}$ | $29_{10}$ |

## BCD TO BINARY CONVERSION

- Step 2 - Convert to Binary

Use long division method for decimal to binary conversion.
Decimal Number - $29_{10}$

| Step | Operation | Result |  |
| :---: | :---: | :---: | :---: |
| Step 1 | $29 / 2$ | 14 | 1 |
| Step 2 | $14 / 2$ | 7 | 0 |
| Step 3 | $7 / 2$ | 3 | 1 |
| Step 4 | $3 / 2$ | 1 | 1 |
| Step 5 | $1 / 2$ | 0 | 1 |

Result

- $(00101001)_{\mathrm{BCD}}=(11101)_{2}$


## BCD TO EXCESS-3

Steps

- Step 1 -- Convert BCD to decimal.
- Step 2 -- Add (3) ${ }_{10}$ to this decimal number.
- Step 3 -- Convert into binary to get excess- 3 code.

Example - convert (0110) $)_{B C D}$ to Excess-3.
Step 1 - Convert to decimal
$(0110)_{B C D}=6_{10}$
Step 2 - Add 3 to decimal
$(6)_{10}+(3)_{10}=(9)_{10}$
Step 3 - Convert to Excess-3
$(9)_{10}=(1001)_{2}$
Result

```
(0110)}\mp@subsup{)}{BCD}{}=(1001)\mp@subsup{)}{XS-3}{
```


## EXCESS-3 TO BCD

Steps

- Step 1 -- Subtract $(0011)_{2}$ from each 4 bit of excess-3 digit to obtain the corresponding BCD code.
Example - convert ( 10011010$)_{x s-3}$ to $B C D$.

```
Given XS-3 number = 10011010
Subtract (0011)2 = 10010111
    BCD=0110 0 111
```

Result

```
(10011010) \s-3})=(01100111) scc
```


## BINARY CODE CONVERSION

Example 1: Give the binary, BCD, Excess.3, gray code representations of numbers: ;,8,14.

| Deimal Number | Binary cole | BCD code | Exess.3.cole | Gray cole |
| :---: | :---: | :---: | :---: | :---: |
| 5 | 0101 | 010 | 1000 | 0111 |
| 8 | 1000 | 1000 | 1011 | 1100 |
| 14 | 1110 | 00010100 | 01000111 | 1001 |

## BINARY CODE CONVERSION

Example 2: Binary To Gray Code Conversion

$$
\begin{array}{lllllll}
1+ \\
& & & & & & \\
0 & 0+1+0 & \\
1 & 1 & 0 & 1 & 1 & \\
\text { (BINARY) } \\
\text { (CONVERTED GRAY CODE) }
\end{array}
$$

Example 3:Gray code to Binary code


## BOOLEAN ALGEBRA

- Boolean algebra is an algebraic structure defined by a set of elements, B, together with two binary operators, + and., provider that the following postulates are satisfied.


## Principle of Duality

- It states that every algebraic expression is deducible from the postulates of Boolean algebra, and it remains valid if the operators \& identity elements are interchanged.
- 1. Interchanging the OR and AND operations of the expression.
- 2. Interchanging the 0 and 1 elements of the expression.
- 3. Not changing the form of the variables.


## BOOLEAN THEOREM

- The theorems of Boolean algebra can be used to simplify many a complex Boolean expression and also to transform the given expression into a more useful and meaningful equivalent expression.
- The theorems are presented as pairs, with the two theorems in a given pair being the dual of each other.
- These theorems can be very easily verified by the method of perfect induction.
T1: Commutative Law
(a) $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$
(b) $\mathrm{AB}=\mathrm{B} \mathrm{A}$

T2: Associative Law
(a) $(\mathrm{A}+\mathrm{B})+\mathrm{C}=\mathrm{A}+(\mathrm{B}+\mathrm{C})$
(b) $(\mathrm{A} \mathrm{B}) \mathrm{C}=\mathrm{A}(\mathrm{B} \mathrm{C})$

## BOOLEAN THEOREM

T3: Distributive Law
(a) $\mathrm{A}(\mathrm{B}+\mathrm{C})=\mathrm{AB}+\mathrm{AC}$
(b) $\mathrm{A}+(\mathrm{BC})=(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{C})$

T4: Identity Law
(a) $\mathrm{A}+\mathrm{A}=\mathrm{A}$
(b) $\mathrm{AA}=\mathrm{A}$

T5: Negation Law
$(\bar{A})=\bar{A} \quad$ and $\quad(\overline{\bar{A}})=A$

T6: Redundancy
(a) $\mathrm{A}+\mathrm{AB}=\mathrm{A}$
(b) $\mathrm{A}(\mathrm{A}+\mathrm{B})=\mathrm{A}$

## Contd,

T7: Operations with ' $\mathbf{0}$ ' $\&{ }^{\prime} 1$ ',
(a) $0+A=A$
(b) $1 A=A$
(c) $1+A=1$
(d) $0 A=0$

T8: Complement laws

$$
\begin{aligned}
& \text { (a) } \bar{A}+A=1 \\
& \text { (b) } \bar{A} \cdot A=0
\end{aligned}
$$

T9: (a) $A+\bar{A} B=A+B$ (b) A. $(\bar{A}+B)=A \cdot B$

## Contd,.

## T10: De Morgan's Theorem

It States that -The complement of the sum of the variables is equal to the product of the complement of each variable This theorem may be expressed by the following Boolean expression.

$$
(\overline{A+B})=\bar{A} \cdot \bar{B}
$$

- It states that the -Complement of the product of variables is equal to the sum of complements of each individual variable. Boolean expression for this theorem is

$$
(\overline{A B})=\bar{A}+\bar{B}
$$

## GATES

| Symbol | Truth Table |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | Q |
| A | 0 | 0 | 0 |
|  | 0 | 1 | 0 |
| 2-input AND Gate | 1 | 0 | 0 |
|  | 1 | 1 | 1 |
| Boolean Expression Q $=$ A.B | Read as A AND B gives Q |  |  |


| Symbol | Truth Table |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | Q |
|  | $\mathrm{B} \longrightarrow \mathrm{Q}$ | 0 | 0 |
|  | 0 | 1 | 1 |
|  | 1 | 0 | 1 |
| Boolean Expression Q = A+B | 1 | 1 | 1 |


| Symbol | Truth Table |  |
| :---: | :---: | :---: |
|  | A | $Q$ |
| Inverter or NOT Gate | 0 | 1 |
| Boolean Expression Q = NOT A or $\overline{\mathrm{A}}$ | 1 | 0 |
| Read as inversion of A gives Q |  |  |


| Inputs |  | Truth Table Outputs For Each Gate |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | AND | NAND | OR | NOR | EX-OR | EX-NOR |  |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |


| Logic Function | Boolean Notation |
| :---: | :---: |
| AND | $\mathrm{A} \cdot \mathrm{B}$ |
| OR | $\overline{\mathrm{A}} \mathrm{B}$ |
| NOT | $\overline{\mathrm{A}}$ |
| NAND | $\overline{\mathrm{A}+\mathrm{B}}$ |
| NOR | (A. $\overline{\mathrm{B}})+(\overline{\mathrm{A}} \cdot \mathrm{B})$ or $\mathrm{A} \oplus \mathrm{B}$ |
| EX-OR | (A.B) $+(\overline{\mathrm{A}} \cdot \overline{\mathrm{B}})$ or $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| EX-NOR |  |

## VERIFICATION OF DEMORGAN'S LAW

## De Morgan's First Theorem states:

- The complement of a product of variables is equal to the sum of the complements of the individual variables .


## De Morgan's Second Theorem states:

- The complement of sum of variables is equal to the product of the complements of the dividable variables


Figure: De Morgan's First Law

- SECONDLAV $\frac{A+B}{A+B}$



## PROBLEMS

Example 1: Using theorems, find $\mathrm{A}+\mathrm{A}^{\prime} \mathrm{B}$.

$$
\begin{aligned}
\mathrm{A}+\mathrm{A}^{\prime} \mathrm{B} & =\mathrm{A} 1+\mathrm{A}^{\prime} \mathrm{B} \\
& =\mathrm{A}(1+\mathrm{B})+\mathrm{A}^{\prime} \mathrm{B} \\
& =\mathrm{A}+\mathrm{AB}+\mathrm{A}^{\prime} \mathrm{B} \\
& =\mathrm{A}+\mathrm{B}\left(\mathrm{~A}+\mathrm{A}^{\prime}\right) \\
& =\mathrm{A}+\mathrm{B}
\end{aligned}
$$



Using Truth Table

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A}+\mathbf{B}$ | $\mathbf{A}^{\prime} \mathbf{B}$ | $\mathbf{A}+\mathbf{A}^{\prime} \mathbf{B}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 |

## ORDER OF PRECEDENCE

- NOT operations have the highest precedence, followed by AND operations, followed by OR operations.
- Brackets can be used as with other forms of algebra.
- e.g. $\mathrm{X} . \mathrm{Y}+\mathrm{Z}$ and $\mathrm{X} .(\mathrm{Y}+\mathrm{Z})$ are not the same function.
- Truth tables are a means of representing the results of a logic function using a table.


## Contd,

AND

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{F}(\mathbf{X}, \mathbf{Y})$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

NOT

| $\mathbf{X}$ | $\mathbf{F}(\mathbf{X})$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

OR

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{F}(\mathbf{X , Y} \mathbf{Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## MINTERM AND MAXTERM

- A minterm is the product of N distinct literals where each literal occurs exactly once.
- A maxterm is the sum of N distinct literals where each literal occurs exactly once.

For a two-variable expression, the minterms and maxterms are as follows

| X | Y | Minterm | Maxterm |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{X}^{\prime} . \mathrm{Y}^{\prime}$ | $\mathrm{X}+\mathrm{Y}$ |
| 0 | 1 | $\mathrm{X}^{\prime} . \mathrm{Y}$ | $\mathrm{X}+\mathrm{Y}^{\prime}$ |
| 1 | 0 | $X . \mathrm{Y}^{\prime}$ | $\mathrm{X}^{\prime}+\mathrm{Y}$ |
| 1 | 1 | $\mathrm{X} . \mathrm{Y}$ | $\mathrm{X}^{\prime}+\mathrm{Y}^{\prime}$ |

## Contd,

For a three-variable expression, the minterms and maxterms are as follows

| X | Y | Z | Minterm | Maxterm |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X'. $\mathrm{Y}^{\prime}$ 'Z' | X+Y+Z |
| 0 | 0 | 1 | $X^{\prime} . Y^{\prime} . Z$ | X $+\mathrm{Y}+\mathrm{Z}$ |
| 0 | 1 | 0 | X'.Y.Z' | X $+Y^{\prime}+Z$ |
| 0 | 1 | 1 | X'.Y.Z | $X+Y^{\prime}+Z^{\prime}$ |
| 1 | 0 | 0 | X. Y'. $\mathrm{Z}^{\prime}$ | X ${ }^{\prime}+\mathrm{Y}+\mathrm{Z}$ |
| 1 | 0 | 1 | X.Y'Z | $\mathrm{X}^{\prime}+\mathrm{Y}+\mathrm{Z}^{\prime}$ |
| 1 | I | 0 | X.Y.Z' | $\mathrm{X}^{\prime}+\mathrm{Y}^{\prime}+\mathrm{Z}$ |
| 1 | 1 | 1 | X.Y.Z | $\mathrm{X}^{\prime}+\mathrm{Y}^{\prime}+\mathrm{Z}^{\prime}$ |

## BOOLEAN FUNCTION

- A Boolean expression is an expression which consists of variables, constants and logical operators which results in true or false.
- A Boolean function is an algebraic form of Boolean expression.
- The different ways of representing a Boolean function is shown below.

1. Sum-of-Products (SOP) Form
2. Product-of-sums (POS) form
3.Canonical forms

## SOP

- The Sum of Product (SOP) expression comes from the fact that two or more products (AND) are summed (OR) together.
- The outputs from two or more AND gates are connected to the input of an OR gate so that they are effectively OR'ed together to create the final AND-OR logical output.
AND gate

| ${ }_{B} \mathrm{O}_{\mathrm{O}}$ |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  | 01 | O |

OR gate


## SOP

- The short form of the sum of the product is SOP, and it is one kind of Boolean algebra expression.
- The min term can be defined as, when the minimum combinations of inputs are high then the output will be high.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | Min Term (m) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $X^{\prime} Y^{\prime} Z^{\prime}=m 0$ |
| 0 | 0 | 1 | $X^{\prime} Y^{\prime} Z^{\prime}=m 1$ |
| 0 | 1 | 0 | $X^{\prime} Y Z^{\prime}=m 2$ |
| 0 | 1 | 1 | $X Y^{\prime} Y Z=m 3$ |
| 1 | 0 | 0 | $X Y^{\prime} Z^{\prime}=m 4$ |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 | $X Y Z^{\prime}=m 6$ |
| 1 | 1 |  |  |

## SOP

The sum of products is available in three different forms which include the following.
1). Canonical Sum of Products
2). Non-Canonical Sum of Products
3). Minimal Sum of Products


## CANONICAL SUM OF PRODUCTS

- This is a normal form of SOP.
- The expression of the canonical SOP is denoted with sign summation $\left(\sum\right)$, and the minterms in the bracket are taken when the output is true.
- The truth table of the canonical sum of the product is shown below.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

## Contd,

- For the above table, the canonical SOP form can be written as

$$
F=\sum(\mathrm{m} 1, \mathrm{~m} 2, \mathrm{~m} 3, \mathrm{~m} 5)
$$

By expanding the above summation we can get the following function.

$$
F=m 1+m 2+m 3+m 5
$$

By substituting the minterms in the above equation we can get the below expression

$$
\mathbf{F}=\mathbf{X}^{\prime} \mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y} \mathbf{Z}^{\prime}+\mathbf{X}^{\prime} \mathbf{Y} \mathbf{Z}+\mathbf{X} \mathbf{Y}^{\prime} \mathbf{Z}
$$

- The product term of the canonical form includes both complemented and non-complimented inputs


## NON-CANONICAL SUM OF PRODUCTS

- In the non-canonical sum of product form, the product terms are simplified. For example, let's take the above canonical expression

$$
\begin{aligned}
& \mathbf{F}=\mathbf{X}^{\prime} \mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y} \mathbf{Z}^{\prime}+\mathbf{X}^{\prime} \mathbf{Y} \mathbf{Z}+\mathbf{X Y}^{\prime} \mathbf{Z} \\
& \mathbf{F}=\mathbf{X}^{\prime} \mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y}\left(\mathbf{Z}^{\prime}+\mathbf{Z}\right)+\mathbf{X} \mathbf{Y}^{\prime} \mathbf{Z}
\end{aligned}
$$

Here $\mathbf{Z}{ }^{\prime}+\mathbf{Z}=\mathbf{1}$ (Standard function)

$$
\begin{aligned}
& \mathbf{F}=\mathbf{X}^{\prime} \mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y}(\mathbf{1})+\mathbf{X} Y^{\prime} \mathbf{Z} \\
& \mathbf{F}=\mathbf{X}^{\prime} \mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y}+\mathbf{X} \mathbf{Y}^{\prime} \mathbf{Z}
\end{aligned}
$$

This is still in the form of SOP, but it is the non-canonical form

## MINIMAL SUM OF PRODUCTS

- This is the most simplified expression of the sum of the product, and It is also a type of non-canonical.
- This type of can is made simplified with the Boolean algebraic theorem although it is simply done by using K-map (Karnaugh map).
- This form is chosen due to the number of input lines \& gates are used in this is minimum.


## K-MAP

- Let's take an example of canonical form function, and the minimal Sum of Products K map is


The expression of this based on the K-map will be

$$
\mathbf{F}=\mathbf{Y}^{\prime} \mathbf{Z}+\mathbf{X}^{\prime} \mathbf{Y}
$$

## SCHEMATIC DESIGN

- The expression of the sum of product executes two-level AND-OR design, and this design requires a collection of AND gates and one OR gate.



## MINIMAL TO CANONICAL SOP FORM

- Conversion from minimal or any sort of non-canonical form to canonical form is very simple.
- Example of conversion for minimal SOP form is given below.

$$
\mathbf{F}=\overline{\mathbf{A}} \mathbf{B}+\overline{\mathbf{B}} \mathbf{C} \quad \text { (Minimal SOP form) }
$$

- The term $\overline{\mathbf{A}} \mathbf{B}$ is missing input $C$. So we will multiply $\overline{\mathbf{A}} \mathbf{B}$ with $(\mathbf{C}+\overline{\mathbf{C}})$ because $(\mathbf{C}+\overline{\mathbf{C}}=\mathbf{1})$. The term $\overline{\mathbf{B}} \mathbf{C}$ is missing input $\mathbf{A}$. so it will be multiplied with $(\mathbf{A}+\overline{\mathbf{A}})$

$$
\begin{aligned}
& \mathbf{F}=\overline{\mathbf{A}} \mathbf{B}(\mathbf{C}+\overline{\mathbf{C}})+\overline{\mathbf{B}} \mathbf{C}(\mathbf{A}+\overline{\mathbf{A}}) \\
& \mathbf{F}=\overline{\mathbf{A}} \mathbf{B} \mathbf{C}+\overline{\mathbf{A}} \mathbf{B} \overline{\mathbf{C}}+\mathbf{A} \overline{\mathbf{B}} \mathbf{C}+\overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}(\text { Canonical SOP })
\end{aligned}
$$

## PRODUCT OF SUM(POS)

- The product of Sum form is a form in which products of different sum terms of inputs are taken.
- These are not arithmetic product and sum but they are logical Boolean AND and OR respectively.


## Max Term

- Maxterm means the term or expression that is true for a maximum number of input combinations or that is false for only one combination of inputs.


## MAX TERM

| $A$ | $B$ | $C$ | Max term |
| :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | $M_{0}=A+B+C$ |
| 0 | 0 | 1 | $M_{1}=A+B+\bar{C}$ |
| 0 | 1 | 0 | $M_{2}=A+\bar{B}+C$ |
| 0 | 1 | 1 | $M_{3}=A+\bar{B}+\bar{C}$ |
| 1 | 0 | 0 | $M_{4}=\bar{A}+B+C$ |
| 1 | 0 | 1 | $M_{5}=\bar{A}+B+\bar{C}$ |
| 1 | 1 | 0 | $M_{6}=\bar{A}+\bar{B}+C$ |
| 1 | 1 | 1 | $M_{7}=\bar{A}+\bar{B}+\bar{C}$ |

## TYPES OF POS

The product of the sum is classified into three types which
include the following.

- Canonical Product of Sums
- Non - Canonical Product of Sums
- Minimal Product of Sums


## CANONICAL PRODUCT OF SUM

- The canonical POS is also named as a product of max term.
- The expression this is denoted by $\Pi$ and the max terms in the bracket are taken when the output is false.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

## Contd,.

- For the above table, the canonical POS can be written as

$$
\mathbf{F}=\Pi(\mathbf{M} 0, \mathbf{M} 4, \mathbf{M 6}, \mathbf{M} 7)
$$

By expanding the above equation we can get the following function.

$$
\mathrm{F}=\mathrm{M} 0, \mathrm{M} 4, \mathrm{M} 6, \mathrm{M} 7
$$

By substituting the max terms in the above equation we can get the below expression

$$
\mathbf{F}=(\mathbf{X}+\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}^{\prime}+\mathbf{Y}+\mathbf{Z}\right)\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}+\mathbf{Z}\right)\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}+\mathbf{Z}^{\prime}\right)
$$

The product term of the canonical form includes both complemented and non-complimented inputs

## NON - CANONICAL PRODUCT OF SUM

- The expression of the product of sum (POS) is not in normal form is named as non-canonical form. For example, let's take the above expression

$$
\begin{aligned}
& \mathbf{F}=(\mathbf{X}+\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}^{\prime}+\mathbf{Y}+\mathbf{Z}\right)\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}+\mathbf{Z}\right)\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}+\mathbf{Z}^{\prime}\right) \\
& \mathbf{F}=(\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}^{\prime}+\mathbf{Y}+\mathbf{Z}\right)\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}+\mathbf{Z}^{\prime}\right)
\end{aligned}
$$

Similar although reversed terms remove from two Max terms \& forms only term to show it here is an instance.

$$
\begin{aligned}
& =(\mathbf{X}+\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}^{\prime}+\mathbf{Y}+\mathbf{Z}\right) \\
& =\mathbf{X X}+\mathbf{X Y}+\mathbf{X Z}+\mathbf{X}^{\prime} \mathbf{Y}+\mathbf{Y Y}+\mathbf{Y Z}+\mathbf{X}^{\prime} \mathbf{Z}+\mathbf{Y Z}+\mathbf{Z Z} \\
& =\mathbf{0}+\mathbf{X Y}+\mathbf{X Z}+\mathbf{X}^{\prime} \mathbf{Y}+\mathbf{Y Y}+\mathbf{Y Z}+\mathbf{X}^{\prime} \mathbf{Z}+\mathbf{Y Z}+\mathbf{Z} \\
& =\mathbf{X}(\mathbf{Y}+\mathbf{Z})+\mathbf{X}^{\prime} \mathbf{( Y + \mathbf { Z } ) + \mathbf { Y } ( \mathbf { 1 } + \mathbf { Z } ) + \mathbf { Z }} \\
& =(\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}+\mathbf{X}^{\prime}\right)+\mathbf{Y}(\mathbf{1})+\mathbf{Z} \\
& =(\mathbf{Y}+\mathbf{Z})(\mathbf{0})+\mathbf{Y}+\mathbf{Z} \\
& =\mathbf{Y}+\mathbf{Z}
\end{aligned}
$$

The above expression is in the form of non-canonical.

## MINIMAL PRODUCT OF SUM

- This type of can is made simplified with the Boolean algebraic theorems although it is simply done by using K-map (Karnaugh map).
- Let's take an example of canonical form function, and the Product of sums K map is

©Elprocus.com
- POS K-mapThe expression of this based on the K-map will be

$$
F=(\mathbf{Y}+\mathbf{Z})\left(\mathbf{X}^{\prime}+\mathbf{Y}^{\prime}\right)
$$

## SCHEMATIC DESIGN

- The expression of the product of the sum executes two levels OR- AND design and this design requires a collection of OR gates and one AND gate.



## UNIT-2 COMBINATIONAL CIRCUITS

## Combinational Logic

- Logic circuits for digital systems may be combinational or sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.


Fig. 4-1 Block Diagram of Combinational Circuit

## 4-2.Analysis procedure

To obtain the output Boolean functions from a logic diagram, proceed as follows:

Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.

## 4-2.Analysis procedure

3. Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

## Example

$$
F_{2}=A B+A C+B C ; T_{1}=A+B+C ; \quad T_{2}=A B C ; T_{3}=F_{2}{ }^{\prime} T_{1} ;
$$

$$
\mathrm{F}_{1}=\mathrm{T}_{3}+\mathrm{T}_{2}
$$

$$
F_{1}=T_{3}+T_{2}=F_{2}^{\prime} T_{1}+A B C=A^{\prime} B C^{\prime}+A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}+A B C
$$



## Derive truth table from logic diagram

We can derive the truth table in Table 4-I by using the circuit of Fig.4-2.

## Table 4-1

Truth Table for the Logic Diagram of Fig. 4-2

| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{C}$ | $\boldsymbol{F}_{\mathbf{2}}$ | $\boldsymbol{F}_{\mathbf{2}}$ | $\boldsymbol{T}_{\mathbf{1}}$ | $\boldsymbol{T}_{\mathbf{2}}$ | $\boldsymbol{T}_{\mathbf{3}}$ | $\boldsymbol{F}_{\mathbf{1}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

## 4-3. Design procedure

Table4-2 is a Code-Conversion example, first, we can list the relation of the BCD and Excess-3 codes in the truth table.

| Input BCD |  |  |  | Output Excess-3 Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | $C$ | D | $w$ | $\times$ | $y$ | $z$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

## Karnaugh map

For each symbol of the Excess-3 code, we use I's to draw the map for simplifying Boolean function.


Fig. 4-3 Maps for BCD to Excess-3 Code Converter

## Circuit implementation

$$
\begin{aligned}
& z=D^{\prime} ; \quad y=C D+C^{\prime} D^{\prime}=C D+(C+D)^{\prime} \\
& x=B^{\prime} C+B^{\prime} D+B C^{\prime} D^{\prime}=B^{\prime}(C+D)+B(C+D)^{\prime} \\
& w=A+B C+B D=A+B(C+D)
\end{aligned}
$$



Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter

## 4-4. Binary Adder-Subtractor

A combinational circuit that performs the addition of two bits is called a half adder.

- The truth table for the half adder is listed below:

Table 4-3
Half Adder

| $\boldsymbol{x}$ | $\boldsymbol{y}$ | $\boldsymbol{C}$ | $\boldsymbol{s}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

S: Sum
C: Carry

$$
\begin{aligned}
& S=x^{\prime} y+x y^{\prime} \\
& C=x y
\end{aligned}
$$

## Implementation of Half-Adder


(a) $\begin{aligned} S & =x y^{\prime}+x^{\prime} y \\ C & =x y\end{aligned}$
(b) $S=x \oplus y$
$C=x y$

Fig. 4-5 Implementation of Half-Adder

## Full-Adder

One that performs the addition of three bits(two significant bits and a previous carry) is a full adder.

Table 4-4
Full Adder

| $\boldsymbol{x}$ | $\boldsymbol{y}$ | $z$ | $C$ | 5 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## Simplified Expressions



Fig. 4-6 Maps for Full Adder
C

$$
\begin{aligned}
& S=x y^{\prime} y^{\prime}+x x^{\prime} y z^{\prime}+x y^{\prime} z^{\prime}+x y z \\
& C=x y+y z
\end{aligned}
$$

## Full adder implemented in SOP



Fig. 4-7 Implementation of Full Adder in Sum of Products

## Another implementation

Full-adder can also implemented with two half adders
and one OR gate (Carry Look-Ahead adder).

$$
\begin{aligned}
S & =z \oplus(x \oplus y) \\
& =z^{\prime}\left(x y^{\prime}+x x^{\prime} y\right)+z\left(x y^{\prime}+x^{\prime} y\right)^{\prime} \\
& =x y^{\prime} z^{\prime}+x^{\prime} y z^{\prime}+x y z+x^{\prime} y^{\prime} z \\
C & =z\left(x y^{\prime}+x^{\prime} y\right)+x y=x y^{\prime} z+x x^{\prime} y z+x y
\end{aligned}
$$



Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

## Binary adder

This is also called
Ripple Carry
Adder ,because of the construction with full adders are connected in cascade.

| Subscript i: | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Input carry | 0 | 1 | 1 | 0 | $C_{i}$ |
| Augend | 1 | 0 | 1 | 1 | $A_{i}$ |
| Addend | 0 | 0 | 1 | 1 | $B_{i}$ |
| Sum | 1 | 1 | 1 | 0 | $S_{i}$ |
| Output carry | 0 | 0 | 1 | 1 | $C_{i+1}$ |



Fig. 4-9 4-Bit Adder

## Carry Propagation

Fig.4-9 causes a unstable factor on carry bit, and produces a longest propagation delay.

- The signal from $C_{i}$ to the output carry $C_{i+1}$, propagates through an AND and OR gates, so, for an n-bit RCA, there are 2 n gate levels for the carry to propagate from input to output.


## Carry Propagation

- Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs.
- The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm.


Fig. 4-10 Full Adder with P and G Shown

## Boolean functions

$$
\begin{aligned}
& P_{i}=A_{i} \oplus B_{i} \quad \text { steady state value } \\
& G_{i}=A_{i} B_{i} \text { steady state value }
\end{aligned}
$$

Output sum and carry

$$
\begin{aligned}
& S_{i}=P_{i} \oplus C_{i} \\
& C_{i+1}=G_{i}+P_{i} C_{i}
\end{aligned}
$$

$\mathrm{G}_{\mathrm{i}}$ : carry generate $\quad \mathrm{P}_{\mathrm{i}}$ : carry propagate

$$
\begin{aligned}
& \mathrm{C}_{0}=\text { input carry } \\
& \mathrm{C}_{1}=\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0} \\
& \mathrm{C}_{2}=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{C}_{1}=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{1} P_{0} C_{0} \\
& \mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{C}_{2}=\mathrm{G}_{2}+\mathrm{P}_{2} G_{1}+\mathrm{P}_{2} \mathrm{P}_{1} G_{0}+\mathrm{P}_{2} \mathrm{P}_{1} P_{0} C_{0}
\end{aligned}
$$

- $C_{3}$ does not have to wait for $C_{2}$ and $C_{1}$ to propagate.


## Logic diagram of carry look-ahead generator

$\mathrm{C}_{3}$ is propagated at the same time as $\mathrm{C}_{2}$ and $\mathrm{C}_{1}$.


Fig. 4-11 Logic Diagram of Carry Lookahead Generator

## 4-bit adder with carry lookahead

## Delay time of $n$-bit CLAA $=$ XOR + (AND + OR) + XOR



Fig. 4-12 4-Bit Adder with Carry Lookahead

## Binary subtractor

$M=I \rightarrow$ subtractor $; M=0 \rightarrow$ adder


Fig. 4-13 4-Bit Adder Subtractor

## Overflow

- It is worth noting Fig.4-I3 that binary numbers in the signedcomplement system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers.
- Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains $\mathrm{n}+\mathrm{I}$ bits cannot be accommodated.


## Overflow on signed and unsigned

- When two unsigned numbers are added, an overflow is detected from the end carry out of the MSB position.
- When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow.
- An overflow cann't occur after an addition if one number is positive and the other is negative.
- An overflow may occur if the two numbers added are both positive or both negative.


## 4-5 Decimal adder

BCD adder can't exceed 9 on each input digit. K is the carry.

## Table 4-5

Derivation of BCD Adder

| Binary Sum |  |  |  |  | BCD Sum |  |  |  |  | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $K$ | $Z_{8}$ | $Z_{4}$ | $z_{2}$ | $Z_{1}$ | $C$ | $S_{8}$ | $S_{4}$ | $S_{2}$ | $S_{1}$ |  |
| 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | O | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | O | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | O | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 1 | 0 | O | O | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 1 | O | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 10 |
| 0 | 1 | O | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 11 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 13 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 14 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 15 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 16 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 17 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $18$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 19 |

## Rules of BCD adder

- When the binary sum is greater than IOOI, we obtain a non-valid BCD representation.
- The addition of binary $6(0 \| 0)$ to the binary sum converts it to the correct BCD representation and also produces an output carry as required.
- To distinguish them from binary 1000 and 1001 , which also have a I in position $Z_{8}$, we specify further that either $Z_{4}$ or $Z_{2}$ must have a 1.

$$
C=K+Z_{8} Z_{4}+Z_{8} Z_{2}
$$

## Implementation of BCD adder

A decimal parallel adder that adds $n$ decimal digits needs $n$ BCD adder stages.

- The output carry
from one stage must
be connected to the input carry of the next higher-order stage.


Fig. 4-14 Block Diagram of a BCD Adder

## 4-6. Binary multiplier

Usually there are more bits in the partial products and it is necessary to use fulf adders to produce the sum of the partial products.


## 4-bit by 3-bit binary multiplier

For J multiplier bits and K
multiplicand bits we need
AND gates and $(J-I) K-$
bit adders to produce a product of J+K bits.

- $\mathrm{K}=4$ and $\mathrm{J}=3$, we need 12 AND gates and two 4-bit adders.


Fig. 4-16 4-Bit by 3-Bit Binary Multiplier

## 4-7. Magnitude comparator

The equality relation of each pair of bits can be expressed logically with an exclusive-NOR function as:
$A=A_{3} A_{2} A_{1} A_{0} ; B=B_{3} B_{2} B_{1} B_{0}$
$x_{i}=A_{i} B_{i}+A_{i}^{\prime} B_{i}^{\prime} \quad$ for $i=0, I, 2,3$
$(A=B)=x_{3} x_{2} x_{1} x_{0}$


Fig. 4-17 4-Bit Magnitude Comparator

## Magnitude comparator

## We inspect the relative magnitudes

of pairs of MSB. If equal, we compare the next lower significant pair of digits until a pair of unequal digits is reached.

- If the corresponding digit of $A$ is I and that of $B$ is 0 , we conclude that $A>B$.
$(A>B)=$
$A_{3} B^{\prime}{ }_{3}+x_{3} A_{2} B^{\prime}{ }_{2}+x_{3} x_{2} A_{1} B^{\prime}{ }_{1}+x_{3} x_{2} x_{1} A_{0} B^{\prime}{ }_{0}$ $(A<B)=$
$\mathrm{A}^{\prime}{ }_{3} \mathrm{~B}_{3}+\mathrm{x}_{3} \mathrm{~A}^{\prime}{ }_{2} \mathrm{~B}_{2}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{~A}^{\prime}{ }_{1} \mathrm{~B}_{1}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{~A}^{\prime}{ }_{0} \mathrm{~B}_{0}$


Fig. 4-17 4-Bit Magnitude Comparator

## 4-8. Decoders

- The decoder is called $n$-to-m-line decoder, where $\mathrm{m} \leq 2^{\mathrm{n}}$.
- the decoder is also used in conjunction with other code converters such as a BCD-toseven_segment decoder.
- 3-to-8 line decoder: For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1 .


## Implementation and truth table

Table 46


Twit Tob oo $3: 10-8.1 n \mathrm{D}$ Decoder

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | 1 | 1 | $0_{1}$ | $0_{1}$ | $0_{1}$ | $0_{1}$ | $0_{1}$ | $0_{1}$ | 0 | 0 |

Fig. 4-18 3-to-8-Line Decoder

## Decoder with enable input

- Some decoders are constructed with NAND gates, it becomes more economical to generate the decoder minterms in their complemented form.
- As indicated by the truth table, only one output can be equal to 0 at any given time, all other outputs are equal to I.


| $E$ | $A$ | $B$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $X$ | $X$ | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |

(a) Logic diagram
(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

## Demultiplexer

A decoder with an enable input is referred to as a decoder/demultiplexer.

- The truth table of demultiplexer is the same with decoder.



## 3-to-8 decoder with enable implement the 4-to-16 decoder



Fig. 4-20 $4 \times 16$ Decoder Constructed with Two $3 \times 8$ Decoders

## Implementation of a Full Adder with a Decoder

From table 4-4, we obtain the functions for the combinational circuit in sum of minterms:

$$
\begin{aligned}
& S(x, y, z)=\sum(1,2,4,7) \\
& C(x, y, z)=\sum(3,5,6,7)
\end{aligned}
$$



Fig. 4-21 Implementation of a Full Adder with a Decoder

## 4-9. Encoders

An encoder is the inverse operation of a decoder.

- We can derive the Boolean functions by table 4-7

$$
\begin{aligned}
& z=D_{1}+D_{3}+D_{5}+D_{7} \\
& y=D_{2}+D_{3}+D_{6}+D_{7} \\
& x=D_{4}+D_{5}+D_{6}+D_{7}
\end{aligned}
$$

Table 4-7
Truth Table of Octal-to-Binary Encoder

| Inputs |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | Outputs |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $x$ | $y$ | $z$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

## Priority encoder

- If two inputs are active simultaneously, the output produces an undefined combination. We can establish an input priority to ensure that only one input is encoded.
- Another ambiguity in the octal-to-binary encoder is that an output with all 0 's is generated when all the inputs are 0 ; the output is the same as when $D_{0}$ is equal to 1.
- The discrepancy tables on Table 4-7 and Table 4-8 can resolve aforesaid condition by providing one more output to indicate that at least one input is equal to $I$.


## Priority encoder

$\mathrm{V}=0 \rightarrow$ no valid inputs
$V=1 \rightarrow$ valid inputs

X's in output columns represent
don $t$-care conditions
$X$ 's in the input columns are useful for representing a truth table in condensed form.
Instead of listing all 16
minterms of four variables.

Table 4.8
Truth Table of a Priority Encoder

| Inputs |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $x$ | $y$ | V |
| 0 | 0 | 0 | 0 | $\chi$ | $\chi$ | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\chi$ | 1 | 0 | 0 | 0 | 1 | 1 |
| $\chi$ | $\chi$ | 1 | 0 | 1 | 0 | 1 |
| $X$ | $\chi$ | $\chi$ | 1 | 1 | 1 | 1 |

## 4-input priority encoder

- Implementation of table 4-8


Fig. 4-22 Maps for a Priority Encoder


Fig. 4-23 4-Input Priority Encoder

## 4-I0. Multiplexers



Fig. 4-24 2-to-1-Line Multiplexer

## 4-to-I Line Multiplexer



| $s_{1}$ | $s_{0}$ | $Y$ |
| :---: | :---: | :---: |
| 0 | 0 | $I_{0}$ |
| 0 | 1 | $I_{1}$ |
| 1 | 0 | $I_{2}$ |
| 1 | 1 | $I_{3}$ |

(b) Function table
(a) Logic diagram

Fig. 4-25 4-to-1-Line Multiplexer

## Quadruple 2-to-I Line Multiplexer

Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. Compare with Fig4-24.


Fig. 4-26 Quadruple 2-to-1-Line Multiplexer

## Boolean function implementation

A more efficient method for implementing a Boolean function of n variables with a multiplexer that has n - I selection inputs.

$$
F(x, y, z)=\Sigma(I, 2,6,7)
$$

| $x$ | $y$ | $z$ | $F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $F=z$ |
| 0 | 0 | 1 | 1 | $F=z$ |
| 0 | 1 | 0 | 1 | $F=z^{\prime}$ |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | $F=0$ |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 1 | $F=1$ |
| 1 | 1 | 1 | 1 |  |

(a) Truth table

(b) Multiplexer implementation

## 4-input function with a multiplexer

## $F(A, B, C, D)=\Sigma(I, 3,4, I I, I 2, I 3, I 4, I 5)$

| A | $B$ | C | D | $F$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $F=D$ |
| 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | $F=D$ |
| 0 | 0 | 1 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | 1 | $F=D$ |
| 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | $F=0$ |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | $F=0$ |
| 1 | 0 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 0 | 0 | $F=D$ |
| 1 | 0 | 1 | 1 | 1 |  |
| 1 | 1 | 0 | 0 | 1 | $F=1$ |
| 1 | 1 | 0 | 1 | 1 |  |
| 1 | 1 | 1 | 0 | 1 | $F=1$ |
| 1 | 1 | 1 | 1 | 1 |  |



Fig. 4-28 Implementing a 4-Input Function with a Multiplexer

## Three-State Gates

A multiplexer can be constructed with three-state gates.


Fig. 4-29 Graphic Symbol for a Three-State Buffer

(a) 2-to-1- line mux

(b) 4- to - 1 line mux

## 4-II.HDL for combinational circuits

- A module can be described in any one of the following modeling techniques:
I. Gate-level modeling using instantiation of primitive gates and user-defined modules.

2. Dataflow modeling using continuous assignment statements with keyword assign.
3. Behavioral modeling using procedural assignment statements with keyword always.

## Gate-level Modeling

A circuit is specified by its logic gates and their interconnection.

- Verilog recognizes 12 basic gates as predefined primitives.
- The logic values of each gate may be $\mathbf{I}, 0, \times(u n k n o w n), z(h i g h-i m p e d a n c e)$.

Table 4-9
Truth Table for Predefined Primitive Gates

| and | 0 | 1 | x | z | or | $0 \quad 1$ | x | z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | $0 \quad 1$ | x | x |
| 1 | 0 | 1 | x | x | 1 | 11 | 1 | 1 |
| x | 0 | x | x | x | x | $\mathrm{x} \quad 1$ | x | x |
| z | 0 | X | x | x | z | $\times \quad 1$ | x | x |
| xor | 0 | 1 | x | z | not | input | out |  |
| 0 | 0 | 1 | x | X |  | 0 |  |  |
| 1 | 1 | 0 | x | x |  | 1 |  |  |
| x | x | X | x | x |  | x |  |  |
| z | x | x | x | x |  | z |  |  |

## Gate-level description on Verilog code

The wire declaration is for intern:

## HDL Example 4-1

//Gate-level description of a 2-to-4-1ine decoder
module decoder_g1 (A, B, E, D) :
module decoder_g1 (A, B, E, D) :
input $A, B, E$;
output $10: 3$ ) D ;
wire Anot, Bnot, Enot;
not
n1 (Anot, A).
n2 (Bnot, B),
n3 (Enot, E) ;
nand
n4 (Dt0], Anot, Bnot, Enot).
n5 (D(1), Anot, B, Enot),
n6 (D[2], A, Bnot, Enot).
n7 (Di31, A, B, Enot) :
endmodule
(a) Logic diagram
(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

## Design methodologies

- There are two basic types of design methodologies: top-down and bottom-up.
- Top-down:the top-level block is defined and then the subblocks necessary to build the top-level block are identified.(Fig.4-9 binary adder)
- Bottom-up: the building blocks are first identified and then combined to build the top-level block.(Example 4-2 4-bit adder)


## A bottom-up hierarchical description

## HDL Example 4.2

//Gate-level hierarchical description of 4-bit adder
// Description of half adder (see Fig 4-5b)
module halfadder ( $\mathrm{S}, \mathrm{C}, \mathrm{x}, \mathrm{y}$ ) ;
input $x, y$;
output $\mathrm{S}, \mathrm{C}_{i}$
//Instantiate primitive gates
xor ( $\mathrm{S}, \mathrm{x}, \mathrm{y}$ );
and $(C, x, y)$;
endmodule

## Full-adder

## I Description of full adder (see Pig 4-8)

module fulladder $(S, C, x, y, z)$;
input $x, y, z$
output $S, C_{;}$
wire S1,D1,D2; / Ooutputs of first XOR and two AND gates /Instantiate the halfadder
halfadder MA1 (S1, D1, x, y),

$$
\text { HA2 }(S, D 2, S 1, z) ;
$$

or $91(C, D 2, D 1)$;
endmodule

## 4-bit adder

//Description of 4-bit adder (see Fig 4-9)
module _4bit_adder (S, C4, A, B, C0) ;
input $[3: 0] \mathrm{A}, \mathrm{B}$;
input CO ;
output [3:0] S;
output C4;
wire C1, C2, C3; //Intermediate carries
//Instantiate the fulladder
fulladder $\operatorname{FAO}(S[0], C 1, A[0], B[0], C 0)$,
FA1 (S[1], C2, A[1], B[1], C1),
FA2 (S[2],C3,A[2], B[2], C2),
FA3 (S[3],C4,A[3], B[3],C3);
endmodule

## Three state gates

Gates statement: gate name(output, input, control)
>> bufif I (OUT,A, control);
A = OUT when control = I, OUT = z when control = 0;
>> notif0(Y, B, enable);
$Y=B^{\prime}$ when enable $=0, Y=z$ when enable $=I$;


## 2-to-I multiplexer

- HDL uses the keyword tri to indicate that the output has multiple drivers.
module muxtri ( $\mathrm{A}, \mathrm{B}$, select, OUT);
input $A, B$,select;
output OUT;
tri OUT;
bufifl (OUT,A,select);
bufif0 (OUT,B,select);
endmodule


Fig. 4-32 2-to-1-Line Multiplexer with Three-State Buffers

## Dataflow modeling

It uses a number of operators that act on operands to produce desired results. Verilog HDL provides about 30 operator types.

## Table 4-I0

| Symbol <br> + | Operation <br> binary addition |
| :---: | :--- |
| $\&$ | binary subtraction |
| 1 | bit-wise AND |
| $\wedge$ | bit-wise OR |
| $\sim$ | bit-wise XOR |
| $==$ | bit-wise NOT |
| $>$ | equality |
| $<$ | greater than |
| $\}$ | less than |
| $?:$ | concatenation |
|  | conditional |

## Dataflow modeling

A continuous assignment is a statement that assigns a value to a net.

- The data type net is used in Verilog HDL to represent a physical connection between circuit elements.
- A net defines a gate output declared by an output or wire.

```
HDL Example 4-3
//Dataflow description of a 2-to-4-1ine decoder
//See Fig. 4-19
module decoder_df (A,B,E,D);
    input A,B,E;
    output [0:3] D;
    assign }D[0]=~(~A&~B&~E)\mathrm{ ,
        D[1] = ~(~A& & & -E),
        D[2] = ~(A&~B& & E),
        D[3] = ~(A & B & ~E);
endmodule
```


## Dataflow description of 4-bit adder

HDL Example 4-4
//Dataflow description of 4-bit adder
module binary_adder (A,B,Cin,SUM,Cout);
input [3:0] A,B;
input Cin;
output [3:0] SUM;
output Cout;
assign $\{$ Cout,SUM $\}=A+B+C i n ;$ endmodule

Data flow description of a 4-bit comparator

## HDL Example 4-5

//Dataflow description of a 4-bit comparator. module magcomp ( $\mathrm{A}, \mathrm{B}, \mathrm{ALSB}, \mathrm{AGTB}, \mathrm{AEQB}$ ) ;
input [3:0] $\mathrm{A}, \mathrm{B}$;
output ALTB, AGTB, AEQB;
assign ALTB $=(\mathrm{A}<\mathrm{B})$,
AGTB $=(A>B)$,
$A E Q B=(A==B) ;$
endmodule

Dataflow description of 2-I multiplexer Conditional operator( ? :)
Condition? true-expression : false-expression;

## HDL Example 4-6

//Dataflow description of 2-to-1-line multiplexer module mux2x1_df (A, B, select,OUT);
input $A, B$, select;
output OUT;
assign OUT $=$ select $? \mathrm{~A}: \mathrm{B}$;
endmodule

## Behavioral modeling

- It is used mostly to describe sequential circuits, but can be used also to describe combinational circuits.
- Behavioral descriptions use the keyword always followed by a list of procedural assignment statements.
- The target output of procedural assignment statements must be of the reg data type. Contrary to the wire data type, where the target output of an assignment may be continuously updated, a data type retains its value until a new value is assigned.


## Behavioral description of 2-I multiplexer

HDL Example 4.7
//Behavioral description of 2-to-1-line multiplexer module mux2x1_bh(A, B, select,OUT);
input $A, B$, select;
output OUT;
reg OUT;
always \& (select or A or B)

$$
\begin{aligned}
& \text { if }(\text { select }==1) \text { OUT }=A \text {; } \\
& \text { else OUT }=B \text {; }
\end{aligned}
$$

endmodule

## 4-to-I-line Multiplexer

## HDL Example 4-8

```
//Behavioral description of 4-to-1- line multiplexer
//Describes the function table of Fig. 4-25(b).
module mux4x1_bh (i0,i1,i2,i3,select,y);
    input i0,i1,i2,i3;
    input [1:0] select;
    output y;
    reg y;
    always @ (i0 or i1 or i2 or i3 or select)
        case (select)
        2'b00: y = i0;
        2'b01: y = i1;
        2'b10: y = i2;
        2'b11: y = i3;
        endcase
endmodule
```


## Unit-III \& IV

## Synchronous and Asynchronous Sequential Circuits

## Combinational Logic

- Combinational Logic:
- Output depends only on current input
- Has no memory


Combinational Circuit- Block Diagram

## Sequential Logic

- Sequential Logic:
- Output depends not only on current input but also on past input values, e.g., design a counter
- Need some type of memory to remember the past input values


## Sequential Circuits



## Sequential Logic: Concept

- Sequential Logic circuits remember past inputs and past circuit state.
- Outputs from the system are "fed back" as new inputs
- With gate delay and wire delay
- The storage elements are circuits that are capable of storing binary information: memory.


## Combinational Circuits

## Sequential Circuits

Outputs depend only on present inputs.

Feedback path is not present.
Memory elements are not required.

Clock signal is not required.
Easy to design.

Outputs depend on both present inputs and present state.

Feedback path is present.

Memory elements are required.

Clock signal is required.
Difficult to design.

## Synchronous vs.Asynchronous

There are two types of sequential circuits:

- Synchronous sequential circuit: circuit output changes only at some discrete instants of time. This type of circuits achieves synchronization by using a timing signal called the clock.
- Asynchronous sequential circuit: circuit output can change at any time (clockless).


## Synchronous Sequential Circuits: Flip flops as state memory


(a) Block diagram

(b) Timing diagram of clock pulses

- The flip-flops receive their inputs from the combinational circuit and also from a clock signal with pulses that occur at fixed intervals of time, as shown in the timing diagram.


## Clock Period



Smallest clock period $=$ largest combinational circuit delay between any two directly connected FF, subjected to impact of FF setup time.

## CLOCK SIGNAL



## TYPES OF TRIGGERING

There are two levels, namely logic High and logic Low in clock signal. Following are the two types of level triggering.

- Positive level triggering
- Negative level triggering

If the sequential circuit is operated with the clock signal when it is in Logic High, then that type of triggering is known as Positive level triggering. It is highlighted in below figure.


If the sequential circuit is operated with the clock signal when it is in Logic Low, then that type of triggering is known as Negative level triggering. It is highlighted in the following figure.


## EDGETRIGERRING

- There are two types of transitions that occur in clock signal. That means, the clock signal transitions either from Logic Low to Logic High or Logic High to Logic Low.
- Following are the two types of edge triggering based on the transitions of clock signal.
- Positive edge triggering
- Negative edge triggering


## POSITIVE EDGE TRIGGERING

- If the sequential circuit is operated with the clock signal that is transitioning from Logic Low to Logic High, then that type of triggering is known as Positive edge triggering. It is also called as rising edge triggering. It is shown in the following figure.



## NEGATIVE EDGETRIGGERING

- If the sequential circuit is operated with the clock signal that is transitioning from Logic High to Logic Low, then that type of triggering is known as Negative edge triggering. It is also called as falling edge triggering. It is shown in the following figure.



## LATCH

- Latch is one kind of a logic circuit, and it is also known as a bistable-multivibrator.
- Latches are useful for the design of the asynchronous sequential circuit
- The working of these circuits can be done in 2-states based on the enable signal being high or else low.
- When the latch circuit is the in an active high state, then both the $\mathrm{i} / \mathrm{ps}$ are low.
- Similarly, when the latch circuit is then an active low state, then both the $\mathrm{i} / \mathrm{ps}$ are high.
- The latches can be classified into different types which include
- SR Latch, Gated S-R Latch, D latch, Gated D Latch, JK Latch, and T Latch.



## FLIPFLOP

- Flip flops are also considered as sequential logic circuits as their present output value depends on present and past input and past output.
- when input is changed from one value to another then the stored bit changes only when there is a change in the clock signal either from low level to high or high to a low level.
Therefore, we can say a flip changes the output according to input but with respect to the clock signal.


骂

## Difference between both....?

## Latches..

## Flip Flop..

* Both are same but there is a little difference between both.
* Latches are the building blocks of sequential circuits.
* latches can be built from gates.
\& latch does not have a clock signal.

* flip-flops are also the building blocks of sequential circuits.
* Flip-flops can be built from latches.
* A flip-flop always has a clock Signal


| S.No. | FLIP | LATCHES |
| :---: | :--- | :--- |
| I | Flip-flop is a bistable device i.e., it has <br> two stable states that are represented <br> as 0 and I. | Latch is also a bistable device whose states <br> are also represented as 0 and I. |
| 2 | It is a edge triggered device. | It is a level triggered device. |
| $\mathbf{3}$ | Gates like NOR, NOT,AND, NAND are <br> building blocks of flip flops. | These are also made up of gates. |
| 4 | They are classified into asynchronous <br> or synchronous flipflops. | There is no such classification in latches. |
| 5 | It checks the inputs but changes the <br> output only at times defined by the <br> clock signal or any other control signal. | It checks the inputs continuously and <br> responds to the changes in inputs <br> immediately. |
| 6 | More power is consumed by the Flip- <br> Flop. | Less power is consumed by the Latches. |
| 7 | ex:D Flip-flop, JK Flip-flop | ex:SR Latch, D Latch |

## SR LATCH

- A bistable multivibrator has two stable states, as indicated by the prefix bi in its name.
- Typically, one state is referred to as set and the other as reset. The simplest bistable device, therefore, is known as a set-reset, or S-R, latch.
- To create an S-R latch, we can wire two NOR gates in such a way that the output of one feeds back to the input of another, and vice versa, like this:


## LOGIC SYMBOL



ƏG

## NOR BASED SR LATCH

TRUTH TABLE


| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| S | R | Q | $\overline{\mathrm{Q}}$ |
| 0 | 0 | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | X | X |

## CIRCUIT DIAGRAM-SR Latch



## TRUTHTABLE

| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q} t+\mathbf{1}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathbf{Q} t$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | - |

## SR FLIPFLOP

- The S and R in SR flip - flop means 'SET' and 'RESET' respectively. Hence it is also called Set - Reset flip flop. The symbolic representation of the SR Flip Flop is shown below.



## UNCLOCKED S-R FLIP-FLOP USING NAND

 GATESR flip flop can be designed by cross coupling of two NAND gates. It is an active low input SR flip - flop. The circuit of SR flip - flop using NAND gates is shown in below figure


| $\bar{S}$ | $\bar{R}$ | $\mathbf{Q}$ | State |
| :---: | :---: | :---: | :---: |
| 1 | 1 | Previous State | Nochange |
| 1 | 0 | 0 | Resest |
| 0 | 1 | 1 | Set |
| 0 | 0 | $?$ | Forbiden |

## UNCLOCKED S R FLIP-FLOP USING NOR

 GATE- SR flip flop can also be designed by cross coupling of two NOR gates. It is an active high input SR flip flop. The circuit of SR flip - flop using NOR gates is shown in below figure.


| $S$ | $R$ | $Q$ | Satate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Previoussidte | Nochange |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $?$ | Forbiden |

## CLOCKED SR FLIP - FLOPS



## D Latch

- There is one drawback of SR Latch. That is the next state value can't be predicted when both the inputs S \& $R$ are one. So, we can overcome this difficulty by $D$ Latch. It is also called as Data Latch. The circuit diagram of D Latch is shown in the following figure.



## TRUTH TABLE-D LATCH

| $\mathbf{D}$ | $\mathbf{Q} t+1$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |

## Flip-Flops

- Latches are "transparent" (= any change on the inputs is seen at the outputs immediately when $\mathrm{C}=\mathrm{I}$ ).
- This causes synchronization problems.
- Solution: use latches to create flip-flops that can respond (update) only on specific times (instead of any time).
- Types: RS flip-flop and D flip-flop


## Master-Slave FF configuration using SR latches



## Master-Slave FF configuration using SR Jatches (cont.)

| $S$ | $R$ | $C L K$ | $Q$ | $Q^{\prime}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | $Q_{0}$ | $Q_{0}^{\prime}$ | Store |
| 0 | 1 | 1 | 0 | 1 | Reset |
| 1 | 0 | 1 | 1 | 0 | Set |
| 1 | 1 | 1 | 1 | 1 | Disallowed |
| $X$ | $X$ | 0 | $Q_{0}$ | $Q_{0}^{\prime}$ | Store |

- When $C=1$, master is enabled and stores new data, slave stores old data.
-When $C=0$, master's state passes to enabled slave, master not sensitive to new data (disabled).



## D Flip-Flop



## Characteristic Tables

- Defines the logical properties of a flip-flop (such as a truth table does for a logic gate).
- $\mathrm{Q}(\mathrm{t})$ - present state at time t
- $\mathrm{Q}(\mathrm{t}+\mathrm{I})$ - next state at time $\mathrm{t}+\mathrm{I}$


## Characteristic Tables (cont.)

SR Flip-Flop

S
R $\quad Q(t+1)$
Operation
No change/Hold
Reset
Set
$1 \quad 1$ ? Undefined/Invalid

## Characteristic Tables (cont.)

\section*{D Flip-Flop <br> $D \quad Q(t+1) \quad$ Operation <br> | 0 | 0 | Set |
| :---: | :---: | :---: |
| 1 | 1 | Reset |}

Characteristic Equation: $Q(\dagger+1)=D(\dagger)$

## D Flip-Flop Timing Parameters



Setup time

## Sequential Circuit Analysis

- Analysis: Consists of obtaining a suitable description that demonstrates the time sequence of inputs, outputs, and states.
- Logic diagram: Boolean gates, flip-flops (of any kind), and appropriate interconnections.
- The logic diagram is derived from any of the following:
- Boolean Equations (FF-Inputs, Outputs)
- State Table
- State Diagram


## Example

- Input: $\quad x(t)$
- Output: $y(t)$
- State: $\quad(\mathrm{A}(\mathrm{t}), \mathrm{B}(\mathrm{t}))$
- What is the Output
- What is the Next State Function?



## Example (continued)

Boolean equations for the functions:

$$
\begin{aligned}
\circ & A(t+l)=A(t) x(t) \\
& +B(t) x(t) \\
\cdot & B(t+l)=A^{\prime}(t) x(t) \\
& y(t)=x^{\prime}(t)(B(t)+A(t))
\end{aligned}
$$



## State Table Characteristics

State table - a multiple variable table with the following four sections:

- Present State - the values of the state variables for each allowed state.
- Input - the input combinations allowed.
- Next-state - the value of the state at time $(\mathrm{t}+\mathrm{I})$ based on the present state and the input.
- Output - the value of the output as a function of the present state and (sometimes) the input.
From the viewpoint of a truth table:
- the inputs are Input, Present State
- and the outputs are Output, Next State


## Example: State Table

- The state table can be filled in using the next state and output equations:

$$
\begin{gathered}
A(t+l)=A(t) x(t)+B(t) x(t) \\
B(t+I)=\bar{A}(t) x(t) ; \\
y(t)=\bar{x}(t)(B(t)+A(t))
\end{gathered}
$$

| Present State | Input | Next State | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}(\mathrm{t}) \mathbf{B}(\mathrm{t})$ | $\mathbf{x}(\mathbf{t})$ | $\mathbf{A}(\mathbf{t}+\mathbf{1}) \mathbf{B}(\mathbf{t}+\mathbf{1})$ | $\mathbf{y}(\mathrm{t})$ |
| 0 0 | 0 | $0 \quad 0$ | 0 |
| 0 0 | 1 | 0 1 | 0 |
| 01 | 0 | 0 | 1 |
| 01 | 1 | 11 | 0 |
| 10 | 0 | 0 | 1 |
| 10 | 1 | 10 | 0 |
| 11 | 0 | 0 | 1 |
| 11 | 1 | 10 | 0 |

## State Diagrams

- The sequential circuit function can be represented in graphical form as a state diagram with the following components:
- A circle with the state name in it for each state
- A directed arc from the Present State to the Next State for each state transition
- A label on each directed arc with the Input values which causes the state transition, and
- A label:
- On each circle with the output value produced, or
- On each directed arc with the output value produced.


## Example: State Diagram

Diagram gets confusing for large circuits
For small circuits, usually easier to understand than the state table


## UNIT-5 MEMORY AND PROGRAMMABLE LOGIC

## PLAs

## Programmable Logic Array

Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
"Personalized" by making/ breaking connections among the gates.

- General purpose logic building blocks.


## PLA





- A $3 \times 2$ PLA with 4 product terms.


## Design for PLA: Example

- Implement the following functions using PLA
$F O=A+B^{\prime} C^{\prime}$
F1 $=A C^{\prime}+A B$
$F 2=B^{\prime} C^{\prime}+A B$
F3 $=B^{\prime} \mathbf{C}+\mathbf{A}$
Personality Matrix


## Input Side:

1 = asserted in term
$0=$ negated in term

- = does not participate

| Product | Inputs | Outputs |
| :---: | :---: | :---: |
| term | A B C | $F_{0} F_{1} F_{2} \quad F_{3}$ |
| AB | 1 1 - | 0 (1) (1) 9 |
| $\overline{\mathrm{B}} \mathrm{C}$ | - 01 | $0 \begin{array}{llll}0 & 0 & 1 & \text { Reuse }\end{array}$ |
| A $\bar{C}$ | 1-0 | 0 1-1 0000 of |
| $\bar{B} \bar{C}$ | - 00 | (1) 00000 |
| A | 1. | (1) 0 |

## Output Side:

1 = term connected to output $0=$ no connection to output

## Example: Continued

$$
\begin{aligned}
& F 0=A+B^{\prime} C^{\prime} \\
& F 1=A C^{\prime}+A B \\
& F 2=B^{\prime} C^{\prime}+A B \\
& F 3=B^{\prime} C+A
\end{aligned}
$$

## Personality Matrix




## Constants

Sometimes a PLA output must be programmed to be a constant I or a constant 0 .

PI is always I because its product line is connected to no inputs and is therefore always pulled HIGH; this constant-I term drives the Ol output.
No product term drives the O2 output, which is therefore always 0.
Another method of obtaining a constant-0 output is shown for O3.


## BCD to Gray Code Converter

$$
\begin{array}{cccc|cccc}
\mathrm{A} & \mathrm{~B} & \mathrm{C} & \mathrm{D} & \mathrm{~W} & \mathrm{X} & \mathrm{Y} & \mathrm{Z} \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\
1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} \\
1 & 0 & 1 & 1 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} \\
1 & 1 & 0 & 0 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} \\
1 & 1 & 0 & 1 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} \\
1 & 1 & 1 & 0 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} \\
1 & 1 & 1 & 1 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X}
\end{array}
$$

Minimized Functions:
W = A + B D + B C
$X=B^{\prime}$
$Y=B+C$
$Z=A^{\prime} B^{\prime} C^{\prime} D+B C D+A D^{\prime}+B^{\prime} C D^{\prime}$


## 4 product terms per each OR gate

## Product terms cannot be shared!



## PALs

- Programmable Array Logic
- a fixed OR array.



## PAL

Figure 4.15 A PAL

$2^{\text {nd }}$ output section

3 rd output section
$4^{\text {th }}$ output section

Only functions with at most four products can be implemented

## PAL



$$
\begin{aligned}
& W=A B^{\prime} C^{\prime}+C D \\
& X=A^{\prime} B C^{\prime}+A^{\prime} C D+A C D^{\prime}+B C D \\
& Y=A^{\prime} C^{\prime} D+A C D+A^{\prime} B D
\end{aligned}
$$



## Helper Terms

If an I/O pin's output-control gate produces a constant I, $\rightarrow$ the output is always enabled, but the pin may still be used as an input too.
$\rightarrow$ outputs can be used to generate first-pass "helper terms" for logic functions that cannot be performed in a single pass with the limited number of AND terms available for a single output.


## Read Only Memory (ROM)

## Decoder

## Produces minterms

## ORs

Produce SOP's


## ROM

## ROM

A decoder
A set of programmable OR's


## ROM vs. PLA/PAL


(b) Programmable array logic (PAL) device

(c) Programmable logic array (PLA) device

## Example

- Find a ROM-based circuit implementation for:
- $f(a, b, c)=a^{\prime} b^{\prime}+a b c$
${ }^{\circ} g(a, b, c)=a^{\prime} b^{\prime} c^{\prime}+a b+b c$
- $h(a, b, c)=a^{\prime} b^{\prime}+c$
- Solution:
- Express f()$, \mathrm{g}()$, and h() in m() format (use truth tables)
- Program the ROM based on the $3 \sum \mathrm{~m}($ )'s


## Example

- There are 3 inputs and 3 outputs, thus we need a $8 \times 3$ ROM block.

$$
\begin{aligned}
\cdot f & =\sum m(0, I, 7) \\
g & =\sum m(0,3,6,7) \\
\cdot h & =\sum m(0, I, 3,5,7)
\end{aligned}
$$



## ROM as a Memory

- Read Only Memories (ROM) or Programmable Read Only Memories (PROM) have:
- $N$ input lines,
- M output lines, and
- $2^{\mathrm{N}}$ decoded minterms.
- Can be viewed as a memory with the inputs as addresses of data (output values),
- hence ROM or PROM names!


## (Memories)

- Volatile:
- Random Access Memory (RAM):
- SRAM "static"
- DRAM "dynamic"
- Non-Volatile:
- Read Only Memory (ROM):
- Mask ROM "mask programmable"
- EPROM "electrically programmable"
- EEPROM"electrically erasable electrically programmable"
- FLASH memory - similar to EEPROM with programmer integrated on chip


## ROM as Memory

-Read Example: Forinput $\left(A_{2}, A_{1}, A_{0}\right)=011$, output is $\left(F_{0}, F_{1}, F_{2}, F_{3}\right)=$ 0010.
.What are functions $F_{3}, F_{2}, F_{1}$ and $F_{0}$ in terms of $\left(A_{2}, A_{1}, A_{0}\right)$ ?


| Addres | $8 \times 4$ ROM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 2 | 1 | 0 | 0 | 1 |  |
| $\stackrel{\text { A[2:0] }}{ }{ }^{\text {a }}$ | 0 | 0 | 1 | 0 | $\xrightarrow{\text { F[3:0] }}$ |
| 34 | 0 | 0 | 0 | 0 | 4 |
| 5 | 1 | 0 | 0 | 0 |  |
| 6 | 0 | 0 | 1 | 1 |  |
| 7 | 0 | 1 | 0 | 0 |  |

## Design by ROM: Example

- BCD to 7 Segment Display Controller

| 0000 | $\begin{array}{lllllll}1 & 1 & 1 & 1 & 1 & 1 & 0\end{array}$ |
| :---: | :---: |
| 0001 | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ |
| 0010 | $\begin{array}{lllllll}1 & 1 & 0 & 1 & 1 & 0 & 1\end{array}$ |
| 0011 | $\begin{array}{lllllll}1 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ |
| 0100 | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 0 & 1 & 1\end{array}$ |
| 0101 | $\begin{array}{llllllll}1 & 0 & 1 & 1 & 0 & 1 & 1\end{array}$ |
| 0110 | $\begin{array}{lllllll}1 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$ |
| 0111 | $\begin{array}{lllllll}1 & 1 & 1 & 0 & 0 & 0\end{array}$ |
| 1000 | $\begin{array}{lllllll}1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ |
| 1001 | $\begin{array}{lllllll}1 & 1 & 1 & 0 & 0 & 1 & 1\end{array}$ |
| 1010 | X X X X X X X |
| 1011 | X X X X X X X |
| 1100 | X X X X X X X |
| 1101 | X X X X X X X |
| 1110 | X X X X X X X |
| 0111 | X X X X X X X |

## Standard Devices

- VPp and PGM are used when programming
2764 EPROM $8 \mathrm{~K} \times 8$



## THANK YOU

