

MUTHAYAMMAL ENGINEERING COLLEGE

(An Autonomous Institution)

(Approved by AICTE, New Delhi, Accredited by NAAC & Affiliated to Anna University) Rasipuram - 637 408, Namakkal Dist., Tamil Nadu.



MUST KNOW CONCEPTS

IT





2020-21

Course	Code & Course Name	19ITC06/Computer Organization and Architectur		
Year/Se	em/Sec	:II / III/ -		
S.No.	Term	Notation	Concept/Definition/Mean	

S.No.	Term	Notation (Symbol)	Concept / Definition / Meaning / Units / Equation / Expression	Units
	I	Unit-I:	Introduction	
1.	Computer Architecture		Computer architecture is defined as the functional operation of the individual hardware unit in a computer system and the flow of information among the control of those units.	
2.	Computer Hardware	\sim	Computer hardware is the electronic circuit and electro mechanical equipment that constitutes the computer	
3.	Functional Units	\mathbf{X}	1. Input unit 2. Output unit 3. Control unit 4. Memory unit 5. Arithmetic and logical unit	
4.	СРИ	\sim	The arithmetic and logic unit in conjunction with control unit is commonly called Central Processing Unit (CPU)	
5.	Functions of Input Unit	GNING	A computer accepts digitally coded information through input unit using input devices such as keyboard and mouse	
6.	Functions of Control Unit	.sta. 2	The control unit co-ordinates and controls the activities amongst the functional units.	
7.	Function of ALU	-	Performs arithmetic operations such as add, subtract, division and multiplication, and logical operations such as AND, OR etc.	
8.	СРІ	-	The term clock cycles per instruction is the average number of clock cycles each instruction takes to execute, is often abbreviated as CPI. CPI=CPU clock cycles/Instruction count.	
9.	Word	-	Group of n bits is called as word	
10.	Response Time	-	Response time is the time between the start and the completion of the event. Also referred to as execution time or	

			latency	
11.	Throughput	-	Throughput is the total amount of work done in a given amount of time.	
12.	Addressing modes	-	The different ways that a processor can access data are referred to as addressing schemes or addressing modes	
13.	Different addressing modes	-	Register Mode, Absolute mode or Direct mode, Immediate mode, Indirect mode, Index mode, Relative mode, Auto increment mode	
14.	BCD	-	Binary Coded decimal is the format usually used to store data in the computer	
15.	Bus	-	A group of lines that serves a connecting path for several devices is called a bus	
16.	Instruction Register	-	Holds the instructions that is currently being executed	
17.	Program Counter		This is another specialized register that keeps track of execution of a program	
18.	Memory Address Register	-	It holds the address of the location to be accessed	
19.	Memory Data Register		It contains the data to be written into or read out of the address location	
20.	Elapsed time	5.0	The total time required to execute the program is elapsed time	
21.	Processor time	\times	The time needed to execute a instruction is called the processor time	
22.	Load	\times	Load operation, the processor sends the address of the desired location to the memory and requests that its contents be read	
23.	Store		Store operation transfers an item of information from the processor to a specific memory location, destroying the former contents of that location	
24.	Conditional Code falgs	std. 2	The processor keeps track of the results of its operations using flags called Conditional Code flags	
25.	Program-controlled I/O	-	A simple way of performing I/O tasks is to use a method known as program- controlled I/O	
		Unit-II : Arith	metic Operations	
26.	ALU	-	An arithmetic-logic unit (ALU) is the part of a computer processor (CPU) that carries out arithmetic and logic operations	
27.	Full Adder	-	Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C- OUT and the normal output is designated as S which is SUM.	

28.	carry look-ahead adder	-	A carry look-ahead adder reduces the propagation delay by introducing more complex hardware	
29.	Ripple carry adder	-	The n-bit parallel adder using n number of full-adder circuits connected in cascade, i.e. the carry output of each adder is connected to the carry input of the next higher-order adder is called ripple carry adder.	
30.	Booth's multiplier	-	Booth's algorithm generates a 2n-bit product and treats both positive and negative numbers uniformly. This algorithm suggests that we can reduce the number of operations required for multiplication by representing multiplier as a difference between two numbers.	
31.	IEEE floating point single precision	\sim	(field 1)Sign1-bit(field 2)Exponent8-bits(field 3)Mantissa23-bits	
32.	IEEE floating point double precision		(field 1)Sign (field 2)Exponent (field 3)Mantissa ↓ 1-bit 52-bits	
33.	Underflow		In a single precision, if the number requires an exponent less than -126 or in a double precision, if the number requires an exponent less than -1022 to represent its normalized from to underflow occurs.	
34.	Overflow		In a single precision, if the number requires an exponent greater than +127 or in a double precision, if the number requires an exponent greater than +1023 to represent its normalized form the overflow occurs.	
35.	Rules of floating point multiplication	std. 2	 Add the exponents and subtract bias.(127 in case of single precision numbers and 1023 in case of double precision numbers). Multiply the mantissas and determine the sign of the result. Normalize the result. 	
36.	Guard bits	-	The mantissas of initial operands and final results are limited to 24-bits, including the implicit leading 1. But if we provide extra bits in the intermediate steps of calculations we can get maximum accuracy in the final result. These extra bits use in the intermediate calculations are called guard bits.	
37.	Rules of floating point division	-	• Subtract the exponents and add bias.(127 in case of single precision numbers and 1023 in case of double precision numbers).	

			• Divide the mantissas and determine	
			the sign of the result.	
			• Normalize the result	
	Advantage of Non		Non restoring division avoids the need	
38.	Restoring over	-	for restoring the contents to register	
	Restoring division		after an successful subtraction	
20	Carry look-ahead		Carry look-ahead adders are used for	
39.	adders	-	addition of large integers	
			The Flag 'V' when set to 1 indicates	
40.	Flag V	-	that The operation has resulted in an	
	-		overflow	
41.	LSB	-	Least Significant Bit	
42.	MSB	-	Most Significant Bit	
			Bit-pair recoding is the product of the	
			multiplier results in using at most one	
43.	Bit-pair recoding	-	summand for each pair of bits in the	
			multiplier. It is derived directly from the	
			Booth algorithm.	
			when the decimal point is placed to the	
44.	Normalized Number		right of the first(non zero) significant	
			bit, then the number is said to be	
		~	normalized	
45.	IEEE		Institute of Electrical and Electronics	
			Engineers	
10	Single-		Single-precision floating-point format is	
46.	precision floating-point		a computer number format, usually	
			Double Presiding is also a format since	
	Dauhla	\sim	Double Precision is also a format given	
47.	Double-		by IEEE for representation of moating-	
	precision noating-point		computer memory	
		\sim	The positive portion of a logarithm	
			which is to the right of a decimal point	
48.	Mantissa	GNING Y	For example with the number 1 234	
	000	GIVING	234 is the mantissa	
49.	NaN	std. 2	Not a Number	
			To retain maximum accuracy all	
			extra bits during operation are kept (e σ	
50.	Guard bit	-	multiplication). These extra bits are	
			called as guard bits	
	Ľ	nit-III : Pipel	ining and Hazards	L
			The registers, the ALU and the	
51.	Datapath	-	interconnecting bus are collectively	
51.	····· r ·····		referred to as datapath	
			A computer instruction that activates the	
			circuits necessary to perform a single	
52.	Mircro instruction	-	machine operation usually as part of the	
			execution of a machine-	
			language instruction.	
50	TLB(Translation Look-		TLB is used to hold the page table	
53.	aside Buffer)	-	entries that correspond to the most	

			recently accessed pages.	
			An interrupt is an event that causes the execution of one program to be	
54.	Interrupt	-	suspended and another program to be executed	
55.	Exception	-	The term exception is often used to refer	
			Bus arbitration is the process by which	
			the next device to become the bus	
56	Bus Arbitration	_	master is selected and bus mastership is	
50.	Dus monution	_	transferred to it. The selection of bus	
			master is usually done on the priority	
			The gates having three output states:	
57.	Tri-state gates	-	logic 0, logic 1 and high-impedance are	
	C		called tri-state gates.	
			A loop buffer is a small very high speed	
58.	Loop buffer	-	memory. It is used to store recently	
			perfected instructions in sequence.	
			Pipelining is a technique of	
			sub operations with each sub process	
59.	Pipelining		being executed in a special dedicated	
			segment that operates concurrently with	
		\sim	all other segments	
		$\langle \rangle$	Performing fetch, decode and execute	
(0)			cycles for several instructions	
60.	Instruction Pipelining		simultaneously to reduce overall	
		\sim	instruction pipelining	
			Any reason that causes the pipeline to	
61.	Hazard in Pipelining	$\sim \sim$	stall is called a hazard	
			The hazard due to pipelining branch and	
62	Instruction or control	GNINGY	other instructions that change the	
02.	hazard		contents of program counter is called	
		istd. 2	Instruction or control hazard	
			instruction do not use its result is said	
63.	Delayed Load and	-	to be delayed load and the pipeline slot	
	Delayed Slot		after load instructioin is called delayed	
64	Classification of data		• RAM (read after writ) hazard	
04.	hazards	-	 WAW (White after read) hazard WAR (Write after read) hazard 	
			The branch prediction decision is	
			always the same every time a given	
65.	Static branch prediction	-	instruction is executed. Any approach	
			that has this characteristic is called static	
			branch prediction	
	Dynamic branch		The prediction decision may change	
66.	prediction	-	depending on execution history is called	
	Casha in sisali i		Teach sincling stars is a total	
67.	Cache in pipelining	-	Each pipeline stage is expected to	

			complete in one clock cycle. The clock	
			period should be enough to let the	
			slowest pipeline stage to complete. The	
			cache memory reduces the memory	
			A technique colled delayed branching	
60	Delayed bronching		A technique called delayed branching	
00.	Delayed branching	-	can minimize the penalty incurred as a	
			S1 Estab (E): Read instruction from	
			the memory	
			S2 Decode (D): Decode the opcode and	
	Four stages in the		fetch source operand (s) if necessary	
69.	instruction pipelining	-	S3-Execute (E): Perform the operation	
	instruction pipelining		specified by the instruction	
			S4-Store (S): Store the result in the	
			destination	
			Any condition that causes the pipeline to	
70.	Hazard		stall is called as hazard	
			A condition in which either the source	
			or destination operands of an instruction	
71.	Data Hazard		are not available at the time expected in	
			the pipeline	
		~	A data miss in the cache memory might	
70	Instruction hazard		require a fetch from the main memory.	
12.	Instruction nazard		this condition is called as instruction	
			hazard	
			When two instructions require the use of	
73	Structural hazard	\sim	a given hardware resource at the same	
		\sim	time then this condition is called as	
			structural hazard	
			Prefetch and Dispatch Unit of the	
74.	PDU	$\sim \sim$	processor is responsible for maintaining	
			a continuous supply of instructions for	
	DESI	CNING V	The registers the ALL and the	
75	Detenath	GINING	interconnecting bus are collectively	
75.	Datapati	ictal 1	referred to as datapath	
	1		remory systems	
			It can hold one bit data. It can hold data	
76.	Features of a ROM cell	-	even if power is turned off. It is read	
			Only Memories that consists of similar	
			wiemories that consists of circuits	
77.	Static Memory	-	capable of retaining their state as long as	
	-		power is applied is called Static	
			The number of words in the block to be	
78.	Word count	-	transferred	
			1 Direct-manning technique	
			2 Associative-mapping technique	
79	Mapping techniques	_	The associative manning technique is	
	- Pring cominques		further classified as fully associative and	
			set associative techniques	
L		1	······································	

80.	Virtual memory	-	Techniques that automatically move program and datablocks into the physical main memory when they are required for execution are called as virtual memory.	
81.	Memory Cycle time	-	It is the minimum time delay required between the initiation of two successive memory operations.	
82.	Memory Management Unit	-	It is a special memory control circuit used for implementing the mapping of the virtual address space onto the physical memory.	
83.	Memory latency	-	It is used to refer to the amount of time it takes to transfer a word of data to or from the memory.	
84.	Memory contoller		A memory controller is a circuit which is interposed between the processor and the dynamic memory. It is used for performing multiplexing of address bits	
85.	Load through		When a read miss occurs for a system with cache the required word may be sent to theprocessor as soon as it is read from the main memory instead of loading in to the cache.	
86.	Hit	\sim	A successful access to data in cache memory is called hit.	
87.	Hit rate	$\times \cdot \times$	The number of hits stated as a fraction of all attempted access.	
88.	Miss rate	X·X	It is the number of misses stated as a fraction of attempted accesses.	
89.	Miss penalty	\sim	The extra time needed to bring the desired information into the cache.	
90.	Prefetch instructions	GNING	Prefetch Instructions are those instructions which can be inserted into a program either by the programmer or by the compiler.	
91.	Pages	std. 2	All programs and data are composed of fixed length units called pages.each consists of blocks of words that occupies contiguous locations in main memory.	
92.	Dirty bit	-	The cache location is updated with an associated flag bit called dirty bit.	
93.	Write miss	-	During the write operation if the addressed word is not in cache then said to be write miss.	
94.	virtual address	-	The binary address that the processor used for either instruction or data called as virtual address.	
95.	Virtual page number	-	Each virtual address generated by the processor whether it is for an instruction fetch is interpreted as a virtual page.	
96.	Page frame	-	An area in the main memory that can	

			hold one page is called as page frame.	
97.	Disk drive	-	The electromechanical mechanism that spins the disk and moves the read/write heads called disk drive.	
98.	Disk controller	-	The electronic circuitry that controls the operation of the system called as disk controller.	
99.	Error checking	-	It computes the error correcting code (ECC)value for the data read from a given sector and compares it with the corresponding ECC value read from the disk.	
100.	Main memory address	-	The address of the first main memory location of the block of words involved in the transfer is called as main memory address.	
	Un	it-V : Input/	Output Organization	
101.	Functions of IO system		Interface to the CPU and memory through the system bus. Interface to one or more IO devices by tailored data link.	
102.	Input-output interface	$\langle \rangle$	Input-output interface provides a method for transferring binary information between internal storage, such as memory and CPU registers, and external I/O devices	
103.	DMA Controller	\sim	The I/O device interface control circuit that is used for direct memory access is known as DMA controller.	
104.	Polling DESI	GNING	Polling is a scheme or an algorithm to identify the devices interrupting the processor. Polling is employed when multiple devices interrupt the processor through one interrupt pin of the processor.	
105.	Synchronous bus	std. 2	Synchronous buses are the ones in which each item is transferred during a time slot(clock cycle) known to both the source and destination units. Synchronization can be achieved by connecting both units to a common clock source.	
106.	Asynchronous bus	-	Asynchronous buses are the ones in which each item being transferred is accompanied by a control signal that indicates its presence to the destination unit. The destination can respond with another control signal to acknowledge receipt of the items.	
107.	Interrupt	-	An interrupt is any exceptional event that causes a CPUU to temporarily	

			transfer control from its current program	
			to another program, an interrupt handler	
			The term execution is used to refer to	
108.	Exception	-	The term exception is used to feler to	
			it is process by which the part device to	
100	Pug arbitration		h is process by which the next device to become the bus master is selected and	
109.	Bus arolitation	-	bus mostership is transforred to it	
			A parallel part transfers data in the form	
110	Derallal port		a number of bits typically 8 to 16	
110.	i araner port	-	a number of bits, typically 8 to 10, simultaneously to or from the device	
			A serial port transfers and receives data	
111.	Serial port	-	one bit at a time	
			The Peripheral component	
112	Peripheral component	_	interconnect(PCI) bus is a standard that	
112.	interconnect	_	supports the any particular processor	
			It is the acronym for small computer	
			system interface Devices such as disks	
			are connected to a computer via 50-wire	
113.	SCSI	-	cable, which can be upto 25 meters in	
			length and can transfer data at rate up to	
			55 megabytes/s.	
			The Universal Serial Bus(USB) is an	
			industry standard developed to provide	
			two speed of operation called low-speed	
114.	USB		and full-speed. They provide simple,	
		\sim	low cost and easy to use interconnection	
			system.	
		\sim	Many instruction in localized area of the	
			program are executed repeatedly during	
115	Lesslitz of Defenses		some time period and the remainder of	
115.	Locality of Reference		the program is accessed relatively	
			infrequently this is referred as locality of	
			reference.	
	DES	GNINGY	The word interface refers to the	
116.	Interface		boundary between two circuits or	
		std. 2	devices	
117	Reliability	_	Means feature that help to avoid and	
	Rendomity	_	detect such faults	
			Means features that follow the system to	
118.	Availability	-	stay operational even often faults do	
			occur.	
			*SCSI (small computer system	
440			interface), bus standards *Back plane	
119.	Standard I/O Interface	-	bus standards	
			*IEEE 796 bus (multibus signals)	
			*NUBUS & IEEE 488 bus standard	
			* Video displays	
			* video displays	
120.	I/O Devices	-	*Graphics displays	
			* Flat papel displays	
			*Drinters	
			1111015	

121.	Bus master	-	The device that is allowed to initiate data transfers on the bus at any given time is called as Bus master	
122.	Bus Arbitration	-	Bus Arbitration refers to the process by which the current bus master accesses and then leaves the control of the bus and passes it to the another bus requesting processor unit.	
123.	Distributed Arbitration	-	All the buses waiting to use the bus have equal responsibility in carrying out the arbitration process without using the central arbiter	
124.	Initiator	-	The device that initiates data transfer by issuing read or write commands on the bus is called as initiator	
125.	Target		The addressed device that responds to read and write commands is called a targer	
		Placeme	nt Questions	
			In a virtual memory system, the	
126.	Address space	-	addresses used by the programmer	
			belongs to Address space	
107	Write book		The method for updating the main	
127.	WITTE-Dack		from the Cache is called write-back	
			Divide overflow is generated when the	
128.	Divide overflow	\times	sign of the dividend is same as that of	
			divisor.	
			Stack overflow occurs while execution	
129	Internal interrupt		of a program due to logical faults. So it	
			is a program dependent, hence interrupt	
			activated	
	DECI	CALLACE M	non instruction is needs a address field	
	DEST	GNING	to specify the location of data for	
	Staalt organized	atel 3	pushing into the stack and destination	
130.	architecture	.stu. z	location during pop operation but for	
			logic and arithmetic operation the	
			instruction does not need any address	
			available in the stack	
			Address symbol table is generated by	
			the Assembler. During the first pass of	
			assembler address symbol table is	
131.	Assembler	-	generated which contains the label used	
			by the programmer and its actual	
			address with reference to the stored	
			The negative numbers in the binary	
132	2's complement	-	system can be represented by 2's	
102.	~F		complement	
122	Adress fault		An attempt to access a location not	
155.	AUUITSS TAUIT	-	owned by a Program is called Address	

			fault	
134.	Hardware interrupt	-	An interrupt for which hardware automatically transfers the program to a specific memory location is known as Hardware interrupt	
135.	System Software	-	It is a collection of programs that are executed as needed to perform functions such as receiving and interpreting user commands, entering and editing application programs and storing them as files in secondary storage devices. For example, Assembler, Linker, Compiler etc.	
136.	Multiple Functional Units	-	System may have two or more ALUs so that they can execute two or more instructions at the same time.	
137.	Multiple Processors	-	System may have two or more processors operating concurrently.	
138.	Parallel Processing		To fulfill increasing demands for higher performance it is necessary to process data concurrently to achieve better throughput instead of processing each instruction sequentially as in a conventional computer. Processing data concurrently is known as parallel processing.	
139.	Multicore	\otimes	A multicore is an architecture design that places multiple processors on a single die (computer chip) to enhance performance and allow simultaneous processing of multiple tasks more efficiently	
140.	Interleaved or fine-		The processor executes two or more	
141.	Blocked or coarse- grained multithreading	std. 2	The processor executes instructions of a thread sequentially and if an event (e.g. cache miss) that causes any delay occurs, it switches to another thread.	
142.	Strong scaling	-	Speedup achieved on a multiprocessor without increasing the size of the problem.	
143.	Weak scaling	-	Speedup achieved on a multiprocessor while increasing the size of the problem proportionally to the increase the number of the processor.	
144.	Locality of Reference	-	The program may contain a simple loop, or a few procedures that repeatedly call each other.	
145.	Translation Look-aside Buffer	TLB	To support demand paging and virtual memory processor has to access page table which is kept in the main memory.	
146.	Exception	-	The term exception is often used to refer to any event that causes an interruption	

147.	Tri-state gates	-	The gates having three output states: logic 0, logic 1 and high-impedance are called tri-state gates.	
148.	Underflow	-	In a single precision, if the number requires an exponent less than -126 or in a double precision, if the number requires an exponent less than -1022 to represent its normalized from to underflow occurs.	
149.	Overflow	-	In a single precision, if the number requires an exponent greater than +127 or in a double precision, if the number requires an exponent greater than +1023 to represent its normalized form the overflow occurs.	
150.	Mapping functions	-	The memory blocks are mapped on to the cache with the help of Mapping functions	



1.

HoD