



# MUTHAYAMMAL ENGINEERING COLLEGE

(An Autonomous Institution)

(Approved by AICTE, New Delhi, Accredited by NAAC & Affiliated to Anna University)

Rasipuram - 637 408, Namakkal Dist., Tamil Nadu



MKC

## MUST KNOW CONCEPTS (MKC)

ECE

2021-2022

Course Code & Course Name	:	19ECE24 & Computer Architecture and Organization
Year/Sem/Sec	:	III/V/A,B&C

S.No	Term	Notation (Symbol)	Concept/Definition/Meaning/Units/Equation/Expression	Units
<b>Unit I Introduction to Computer Architecture and Organization</b>				
1	Digital computer	-	Fast-electronic calculating machine that accepts digitized information from the user, process it according to the sequence of instructions and provides the processed information to the user.	-
2	Computer program	-	The sequence of instructions stored in the internal storage	-
3	CPU	-	The ALU in conjunction with control unit is called central processing unit (CPU)	-
4	ENIAC	-	ENIAC (Electronic Numerical Integrator and Computer) is the first electronic computer.	-
5	CPU execution time	-	Time the CPU spends computing for a particular task.	-
6	CPU throughput rate	-	Ratio of number of machine instructions executed per second to the number of machine instructions per program.	-
7	Megaflops	MFLOPS	<ul style="list-style-type: none"><li>It is the performance metric used to assess the super computer performance.</li><li>It is the ratio of number of floating-point operations in a program and execution time in micro seconds.</li></ul>	-

8	Benchmark programs	-	Benchmark programs are used for checking the performance of the processor for different applications.	-
9	Program Counter register	-	A special purpose register that is used to store the address of the next instruction to be executed.	-
10	Instruction Register	-	Register used to hold the instruction that is currently being executed.	-
11	Computer types according to size	-	<ul style="list-style-type: none"> <li>• Microcomputer</li> <li>• Mini computer</li> <li>• Personal computer</li> <li>• Portable notebook computer</li> <li>• Workstations</li> <li>• Mainframe</li> <li>• Server</li> <li>• Supercomputer</li> </ul>	-
12	Basic functional units of computer	-	<ul style="list-style-type: none"> <li>• Input unit</li> <li>• Output unit</li> <li>• Memory unit</li> <li>• ALU</li> <li>• Control unit</li> </ul>	-
13	EDVAC	-	EDVAC (Electronic Discrete Variable Computer) is the first program stored computer.	-
14	CPU time	-	Time the CPU spends computing for particular task	-
15	Types of Benchmark programs	-	<ul style="list-style-type: none"> <li>• Desktop Benchmark</li> <li>• Server Benchmark</li> <li>• Embedded Benchmark</li> </ul>	-
16	SPEC rating	-	<ul style="list-style-type: none"> <li>• System Performance Evaluation Corporation rating.</li> <li>• It is the ration of running time of a reference computer to running time of the computer under test.</li> </ul>	-
17	Basic levels in the digital system design	-	<ul style="list-style-type: none"> <li>• Register level</li> <li>• Processor level</li> </ul>	-
18	Processor level system	-	<ul style="list-style-type: none"> <li>• CPU</li> <li>• Memory</li> <li>• IO devices</li> </ul>	-

	design components			
19	Register level system design components	-	<ul style="list-style-type: none"> <li>• Registers</li> <li>• Counters</li> <li>• Combinational circuits</li> <li>• Small sequential circuits</li> </ul>	-
20	Types of PLD	-	<ul style="list-style-type: none"> <li>• Read Only Memory (ROM)</li> <li>• Programmable Logic Array (PLA)</li> <li>• Programmable Array Logic (PAL)</li> </ul>	-
21	Fixed point number system		Number system in which radix point is fixed	-
22	Floating point number system		Number system in which radix point is said to float.	-
23	Three fields in floating point number representation		<ul style="list-style-type: none"> <li>• Sign</li> <li>• Significant digits (Mantissa)</li> <li>• Exponent</li> </ul>	-
24	Single precision IEEE standard for floating point number	-	<ul style="list-style-type: none"> <li>• Field 1 - Sign - 1 bit</li> <li>• Field 2 - Exponent - 8 bits</li> <li>• Field 3 - Mantissa - 23 bits</li> </ul>	-
25	Double precision IEEE standard for floating point number	-	<ul style="list-style-type: none"> <li>• Field 1 - Sign - 1 bit</li> <li>• Field 2 - Exponent - 11 bits</li> <li>• Field 3 - Mantissa - 52 bits</li> </ul>	-

Unit II Arithmetic Unit and Data Path Design				
26	Data path unit	-	The data path unit is a collection of functional units capable of performing all arithmetic and logic operations.	-
27	Booth's algorithm	-	Booth algorithm is a technique for multiplication that works equally well for both negative and positive multiplier.	-
28	Division algorithms	-	<ul style="list-style-type: none"> <li>Restoring division algorithm,</li> <li>Non-restoring division algorithm</li> </ul>	-
29	Guard bits	-	In floating-point arithmetic guard bits which are extra bits used in the intermediate steps of calculations to get maximum accuracy in the final result.	-
30	Chopping	-	Chopping is the simplest method of truncation or removal of guard bits.	-
31	Coprocessor	-	Coprocessor is a separate instruction processor that implements special functions with low-cost and fast hardware.	-
32	Coprocessor trap	-	When coprocessor is not connected in the system and coprocessor instructions are included in the program, the program control is transferred to a predetermined memory location where a software routine implementing the desired coprocessor instruction is stored. This type interrupt generated by the CPU is called coprocessor trap.	-
33	Von Neumann rounding	-	Von Neumann rounding is the simplest method of truncation.	-
34	Problems in floating-point arithmetic	-	<ul style="list-style-type: none"> <li>Mantissa overflow,</li> <li>mantissa underflow,</li> <li>exponent overflow and</li> <li>exponent underflow a</li> </ul>	-
35	Algorithms used for multiplication	-	<ul style="list-style-type: none"> <li>Roberson's algorithm and</li> <li>Booth's algorithm</li> </ul>	-
36	Parts of a processor unit	-	<ul style="list-style-type: none"> <li>Data Processing unit</li> <li>Control unit</li> </ul>	-
37	Types of Adders	-	<ul style="list-style-type: none"> <li>Serial Adder</li> <li>Parallel Adder</li> </ul>	-

38	Non-restoring division algorithm	-	Division algorithm that does not need restoring of remainder but needs restoring of remainder if it is negative	-
39	ALU	-	Arithmetic logic unit that performs adding, subtracting, shifting and logical operation.	-
40	Three methods of truncation	-	<ul style="list-style-type: none"> <li>• Chopping</li> <li>• Von Neumann rounding</li> <li>• Rounding</li> </ul>	-
41	Type of memory used in main memory	-	DRAM - Dynamic Random-Access Memory	-
42	Types of ALU	-	<ul style="list-style-type: none"> <li>• Combinational ALU</li> <li>• Sequential ALU</li> </ul>	-
43	Two ways of ALU expansion	-	<ul style="list-style-type: none"> <li>• Spatial</li> <li>• Temporal</li> </ul>	-
44	Motorola 68882 coprocessor	-	Coprocessor used with M68020nCPU	-
45	Rules for floating point multiplication	-	<ol style="list-style-type: none"> <li>1. Add the exponent and subtract the bias</li> <li>2. Multiply the mantissa and determine sign of result.</li> <li>3. Normalize result</li> </ol>	-
46	Rules for floating point division	-	<ol style="list-style-type: none"> <li>1. Subtract the exponent and add the bias</li> <li>2. Divide the mantissa and determine sign of result.</li> <li>3. Normalize result</li> </ol>	-
47	Robertson algorithm	-	Multiplication algorithm for 2's complement operands.	-
48	Look ahead carry adder	-	An electronic adder that improves speed by reducing the amount of time required to determine the carry bits.	-
49	Control word	-	The word that is used to select one of the processing options	-
50	Throughput of superscalar processor	-	More than one	-
<b>Unit III Control Unit Design</b>				
51	Control unit	-	Control unit issues control signals to the data processing part to perform operations on data.	-
52	Hardwired control	-	Control units use fixed logic circuits to interpret instructions and generate control signals from	-

			them.	
53	Microprogramming	-	Microprogramming is a method of control unit design in which the control signal selection and sequencing information is stored in a ROM or RAM called a control memory.	-
54	Instruction pipelining	-	A process in which the fetch, decode and execute cycles for several instructions are performed simultaneously to reduce overall processing time.	-
55	Superscalar processor	-	A processor capable of parallel instruction execution and having performance level greater than one instruction per cycle is known as superscalar processor.	-
56	Instruction level parallelism	-	In an instruction level parallelism, the instructions in a sequence are independent and are executed in parallel by overlapping.	-
57	Micro-pipelining	-	Many times, pipeline stages are subdivided upto logic gates level called micro-pipelining.	-
58	Pipeline hazards	-	Any reason the causes the pipeline to stall is called a hazard.	-
59	Four stage pipelines	-	<ul style="list-style-type: none"> <li>• Instruction fetch,</li> <li>• operand loading,</li> <li>• execute instruction and</li> <li>• operand storing stages.</li> </ul>	-
60	Microprogrammed control unit	-	The control unit whose binary control variables are stored in memory is called a microprogrammed control unit.	-
61	Control unit design approaches	-	<ul style="list-style-type: none"> <li>• Hardwired control unit</li> <li>• Microprogrammed control unit</li> </ul>	-
62	Design methods of hardwired control unit	-	<ul style="list-style-type: none"> <li>• State-table method</li> <li>• Delay-element method</li> <li>• Sequence-counter method</li> <li>• PLA method</li> </ul>	-
63	Types of Hazards	-	<ul style="list-style-type: none"> <li>• Structural hazards,</li> <li>• data hazards and</li> <li>• instruction or</li> <li>• control hazard</li> </ul>	-
64	Components of microprogram	-	<ul style="list-style-type: none"> <li>• Microprogram sequencer</li> <li>• Control address memory</li> <li>• Control memory</li> </ul>	-

	med control unit		<ul style="list-style-type: none"> <li>• Microinstruction register</li> <li>• Decoder</li> </ul>	
65	Processor registers	-	<ul style="list-style-type: none"> <li>• Program counter (PC)</li> <li>• Address Register (AR)</li> <li>• Data Register (DR)</li> <li>• Accumulator (AC)</li> </ul>	-
66	Components of control unit	-	<ul style="list-style-type: none"> <li>• Control memory</li> <li>• Control address register</li> <li>• Subroutine register</li> </ul>	-
67	Techniques for grouping of control signals	-	<ul style="list-style-type: none"> <li>• Horizontal organization</li> <li>• Vertical organization</li> </ul>	-
68	Microprogram	-	Sequence of one or more micro-operations designed to perform specific operation	-
69	IR	-	Instruction Register - Register which holds the opcode of the instruction being executed	-
70	MDR	-	Memory data register that holds the instruction code/data received from / sent to the memory.	-
71	Pipeline register	-	Control register that holds the present microinstruction while the next address is computed and read from memory	-
72	Pipelining	-	Temporal overlapping of processing	-
73	Pipeline processor	-	Processor supporting pipelining hardware architecture	-
74	Classification of data dependent hazards	-	<ul style="list-style-type: none"> <li>• Write after read</li> <li>• Read after write</li> <li>• Write after write</li> </ul>	-
75	Issues in implementing superscalar processors	-	<ul style="list-style-type: none"> <li>• Instruction type</li> <li>• E-unit availability</li> <li>• True data dependency</li> <li>• Procedural dependency</li> <li>• Resource conflicts</li> <li>• Output dependency</li> <li>• Anti-dependency</li> </ul>	-
<b>Unit IV Memory Organization</b>				
76	Cache memory	-	Cache memory is a small, fast memory that is inserted between the larger, slower main memory and the processor.	-
77	Non-volatile	-	A memory that holds data even if power is	-

	memory		turned off.	
78	Types of ROM	-	<ul style="list-style-type: none"> <li>• Masked ROM,</li> <li>• programmable ROM (PROM),</li> <li>• erasable PROM (EPROM) and</li> <li>• electrically erasable programmable ROM (EEPROM) are the types of ROMs.</li> </ul>	-
79	Types of RAM	-	<ul style="list-style-type: none"> <li>• Static RAM (SRAM) and</li> <li>• Dynamic RAM (DRAM)</li> </ul>	-
80	Virtual address	-	The addresses that processor issues to access either instruction or data are called virtual address or logical address.	-
81	Demand paging	-	The technique of getting desired page in the main memory	-
82	Segment translation	-	a process of converting logical address into a linear address.	-
83	page translation	-	a process of converting linear address into a physical address.	-
84	Virtual memory	-	Techniques that automatically swaps program or data blocks between the main memory and the secondary storage device	-
85	TLB	-	Translation Lookaside Buffer - The cache that stores the most recently used page table entries in it	-
86	Associative memory	-	A memory unit accessed by the content.	-
87	MAR	-	The MAR stands for memory address register. It holds the address of the active memory location.	-
88	Associative Memory also called as	-	Content addressable memory	-
89	Address decoding techniques	-	<ul style="list-style-type: none"> <li>• Absolute decoding / full decoding</li> <li>• Linear decoding / Partial decoding</li> </ul>	-
90	Advanced DRAMs	-	<ul style="list-style-type: none"> <li>• Enhanced DRAM,</li> <li>• Cache DRAM</li> <li>• Synchronous DRAM</li> <li>• Rambus DRAM</li> <li>• Ramlink DRAM</li> <li>• Extended Data out DRAM</li> </ul>	-
91	Example of Serial access	-	<ul style="list-style-type: none"> <li>• Magnetic disk</li> <li>• Magnetic tape</li> </ul>	-



	memory		<ul style="list-style-type: none"> <li>Optical memories</li> </ul>	
92	Access Time	-	The time delay between receiving an address and the beginning of the actual data transfer.	-
93	Seek Time	-	Time required to move the read/write head to the proper track	-
94	Disk controller	-	A hardware interface provided to control the operation of a disk drive.	-
95	Optical memories	-	<ul style="list-style-type: none"> <li>Compact Disk Read only memory (CD-ROM)</li> <li>Write-once Read-Many (WORM)</li> <li>Erasable optical Disk</li> </ul>	-
96	Memory Access methods	-	<ul style="list-style-type: none"> <li>Sequential access</li> <li>Random access</li> </ul>	-
97	Advantages of DRAM	-	<ul style="list-style-type: none"> <li>Cheap</li> <li>More memory cells per unit area so small size</li> </ul>	-
98	Physical memory types	-	<ul style="list-style-type: none"> <li>Semiconductor memory</li> <li>Magnetic surface memory</li> </ul>	-
99	Write policy to avoid the cache coherency	-	Write within	-
100	Efficient method of cache updating	-	Snoopy writes	-
<b>Unit V Input/Output and System Organization</b>				
101	Bus	-	A subsystem that is used to connect computer components and transfer data between them	-
102	Bus master	-	The device that is allowed to initiate data transfers on the bus at any given time is called bus master.	-
103	Operating system	-	<ul style="list-style-type: none"> <li>Operating system is a program which acts as an interface between a user of a computer and computer hardware.</li> <li>It also provides an environment in which a user may execute programs.</li> </ul>	-
104	I/O mapped	-	In I/O mapped I/O, processor provides separate	-

	I/O		address range for memory and I/O devices.	
105	Memory mapped I/O	-	In memory mapped I/O, memory control signals are used to the read and write I/O operations, whereas in I/O mapped I/O, I/O control signals are used to control read/write I/O operations.	-
106	ISR	-	Special routine that is executed to service the interrupt is called interrupt service routine (ISR).	-
107	Vectored interrupt	-	If the processor produces a CALL to a predetermined memory location which is the starting address of the ISR, the address is called vector address and such interrupts are called vectored interrupt.	-
108	Interrupt	-	An interrupt is an event that suspends the processing of currently executing program and begins the execution of another program.	-
109	Exception	-	Events that causes interrupt is called exception.	-
110	Fault tolerance	-	Ability of a system to execute specified algorithms correctly regardless of the hardware or software failures.	-
111	Typical control bus signals	-	<ul style="list-style-type: none"> <li>• MEMR (Memory Read)</li> <li>• MEMW (Memory Read)</li> <li>• IOR (I/O Read)</li> <li>• IOW (I/O Read)</li> <li>• INTR Interrupt request</li> <li>• INTA Interrupt Acknowledgement</li> <li>• HOLD</li> <li>• HLDA Hold Acknowledge</li> <li>• bus request</li> <li>• Bus grant</li> <li>• Reset</li> <li>• Ready</li> <li>• CLK</li> </ul>	-
112	Bus design parameters	-	<ul style="list-style-type: none"> <li>• Type of bus</li> <li>• Method of arbitration</li> <li>• Timing</li> <li>• Bus width</li> <li>• Data transfer type</li> </ul>	-
113	Two approaches of bus arbitration	-	<ul style="list-style-type: none"> <li>• Centralized</li> <li>• Distributed</li> </ul>	-

114	Central bus arbitration methods	-	<ul style="list-style-type: none"> <li>• Daisy chaining</li> <li>• Polling method</li> <li>• Independent request method</li> </ul>	-
115	Major requirement of IO module	-	<ul style="list-style-type: none"> <li>• Control &amp; timing</li> <li>• CPU communication</li> <li>• Device communication</li> <li>• Data buffering</li> <li>• Error detection</li> </ul>	-
116	Memory interfacing techniques	-	<ul style="list-style-type: none"> <li>• Memory mapped I/O</li> <li>• I/O mapped I/O</li> </ul>	-
117	Two main IO instructions	-	<ul style="list-style-type: none"> <li>• IN port address</li> <li>• OUT port address</li> </ul>	-
118	Programmed I/O system	-	Computer system in which the I/O operations are completely controlled by the CPU	-
119	Interrupt driven I/O	-	a way of controlling input/output activity	-
120	I/O interface	-	The method that is used to transfer information between internal storage and external I/O devices	-
121	Three possible ways of data transfer to or from the peripherals	-	<ol style="list-style-type: none"> <li>1. Programmed I/O.</li> <li>2. Interrupt- initiated I/O.</li> <li>3. Direct memory access (DMA).</li> </ol>	-
122	DMA data transfer modes	-	<ul style="list-style-type: none"> <li>• Single transfer (cycle stealing)</li> <li>• Block transfer</li> <li>• Demand / burst transfer</li> </ul>	-
123	Types of I/O channels	-	<ul style="list-style-type: none"> <li>• Selector channel</li> <li>• Multiplexer</li> </ul>	-
124	Intel 8089	-	IO processor that has the ability to execute IO instructions	-
125	Types of redundancy for fault tolerance	-	<ul style="list-style-type: none"> <li>• Hardware redundancy</li> <li>• Software redundancy</li> <li>• Information redundancy</li> <li>• Time redundancy</li> </ul>	-
<b>Placement Questions</b>				
126	RISC	-	Reduced instruction set processor that use hardwired control. It uses separate instruction	-

			and data cache.	
127	CISC	-	Complex instruction set processor that use micro programmed control	-
128	Services offered by operating systems	-	<ul style="list-style-type: none"> <li>• Memory management</li> <li>• I/O device management</li> <li>• File system support</li> <li>• Job scheduling</li> <li>• Swapping of the other programs etc.</li> </ul>	-
129	Types of operating system	-	<ul style="list-style-type: none"> <li>• Batch</li> <li>• Multiprogramming</li> <li>• Time sharing</li> <li>• Real time</li> </ul>	-
130	Example of real time operating system	-	<ul style="list-style-type: none"> <li>• PSOS. PSOS is widely used in embedded applications and is a host target type of <b>RTOS</b></li> <li>• VRTX.</li> <li>• RT Linux</li> <li>• Lynx.</li> </ul>	-
131	Protections needed for operating system	-	<ul style="list-style-type: none"> <li>• I/O protection</li> <li>• Memory protection</li> <li>• CPU protection</li> </ul>	-
132	Operating system services	-	<ul style="list-style-type: none"> <li>• Program execution</li> <li>• I/O operation</li> <li>• File system manipulation</li> <li>• Error detection</li> <li>• Resource allocation</li> <li>• Accounting</li> <li>• Protection</li> </ul>	-
133	System calls	-	<ul style="list-style-type: none"> <li>• Provides the interface a running program and the operating system</li> </ul>	-
134	Categories of system calls	-	<ul style="list-style-type: none"> <li>• Process or job control</li> <li>• File manipulation</li> <li>• Information maintenance</li> </ul>	-
135	System calls used for file manipulation	-	<ul style="list-style-type: none"> <li>• Create file</li> <li>• Delete file</li> <li>• Open</li> <li>• Close</li> <li>• Read</li> </ul>	-

			<ul style="list-style-type: none"> <li>• Write</li> <li>• Reposition</li> <li>• Get file attributes</li> <li>• Set file attributes</li> </ul>	
136	System calls for process / job control	-	<ul style="list-style-type: none"> <li>• End</li> <li>• Abort</li> <li>• Load</li> <li>• Execute</li> <li>• Create process</li> <li>• Terminate process</li> <li>• Get process attributes</li> <li>• Set process attributes</li> <li>• Wait for time</li> <li>• Wait event</li> <li>• Signal event</li> </ul>	-
137	System program	-	<ul style="list-style-type: none"> <li>• File modification</li> <li>• Program language support</li> <li>• Program loading &amp; execution</li> <li>• Application</li> </ul>	-
138	Types of multiprocessor stem architecture	-	<ul style="list-style-type: none"> <li>• Loosely coupled multiprocessor system</li> <li>• Tightly coupled multiprocessor system</li> </ul>	-
139	Contention problems in multiprocessor system	-	<ul style="list-style-type: none"> <li>• Memory contention</li> <li>• Communication contention</li> <li>• Hotspot contention</li> </ul>	-
140	Techniques for reducing contention	-	<ul style="list-style-type: none"> <li>• Local memories</li> <li>• Better interconnection network system</li> <li>• Cache memory</li> <li>• Memory allocation</li> </ul>	-
141	WMFC	-	Wait For Memory Function Complete signal that enables the processor to wait for the memory operation to complete	-
142	Memory type used in cache memory	-	SRAM – Static Random-Access Memory	-
143	The last on the hierarchy scale	-	Secondary memory	-

	of memory devices			
144	Application of ROM chips	-	To store Boot files	-
145	Two types of computer memory	-	<ul style="list-style-type: none"> <li>• Primary memory</li> <li>• Secondary memory</li> </ul>	-
146	Examples of secondary storage memory	-	<ul style="list-style-type: none"> <li>• Compact disk,</li> <li>• floppy disk,</li> <li>• pen drive,</li> <li>• external hard drive, etc.</li> </ul>	-
147	Memory mapping functions	-	used to map the memory blocks on to their corresponding cache block.	-
148	Dirty bit	-	The bit used to indicate whether the block was recently used or not	-
149	SCSI Bus	-	SCSI (Small Component System Interconnect) is used to connect to display devices to CPU	-
150	MFC	-	MFC stands for Memory Function Complete; signal is used to show complete of memory operation.	-

**Faculty Team Prepared**

1. Mr.V.Ramesh,AP/ECE
2. Mr.M.Eswaramoorthy,AP/ECE
3. Mrs.A.Nivetha,AP/ECE

**Signatures**

**HoD**