

## MUTHAYAMMAL ENGINEERING COLLEGE

(An Autonomous Institution)

(Approved by AICTE, New Delhi, Accredited by NAAC & Affiliated to Anna University)



MKC

2021-2022

Rasipuram - 637 408, Namakkal Dist., Tamil Nadu

## MUST KNOW CONCEPTS (MKC)

ECE

Course Code & Course Name	:	19ECE24 & Computer Architecture and Organization
Year/Sem/Sec	:	III/V/A,B&C

S.No	Term	Notation (Symbol)	Concept/Definition/Meaning/Units/Equation/ Expression	Units
	Unit I	Introduct	ion to Computer Architecture and Organization	
1	Digital computer	_	Fast-electronic calculating machine that accepts digitized information from the user, process it according to the sequence of instructions and provides the processed information to the user.	-
2	Computer program	_	The sequence of instructions stored in the internal storage	-
3	CPU	DE	The ALU in conjunction with control unit is called central processing unit (CPU)	-
4	ENIAC	_	ENIAC (Electronic Numerical Integrator and Computer is the first electronic computer.	-
5	CPU execution time	_	Time the CPU spends computing for a particular task.	-
6	CPU throughpu t rate	-	Ratio of number of machine instructions executed per second to the number of machine instructions per program.	-
7	Megaflops	MFLOPS	<ul> <li>It is the performance metric used to assess the super computer performance.</li> <li>It is the ratio of number of floating-point operations in a program and execution time in micro seconds.</li> </ul>	-

	Benchmark		Benchmark programs are used for checking the	
8	programs	-	performance of the processor for different	-
	programs		applications.	
	Program		A special purpose register that is used to store	
9	Counter	-	the address of the next instruction to be	-
	register		executed.	
10	Instruction		Register used to hold the instruction that is	
10	Register	-	currently being executed.	-
			Microcomputer	
			Mini computer	
	Computer		Personal computer	
11	types	_	Portable notebook computer	-
11	according		Workstations	
	to size		Mainframe	
			• Server	
			Supercomputer	
	Basic		Input unit	
12	functional		Output unit	
12	units of	-	Memory unit	-
	computer		• ALU	
	1	-	Control unit     EDVAC (Electronic Discrete Variable	
13	EDVAC			
15	EDVAC	-	Computer) is the first program stored	-
			computer.	
14	CPU time	_	Time the CPU spends computing for particular	-
			task	
	Types of		Desktop Benchmark	
15	Benchmark	- DE	SI • Server Benchmark TURE	-
	programs		Embedded Benchmark	
			System Performance Evaluation	
	SPEC		Corporation rating.	
16	rating	-	• It is the ration of running time of a	-
			reference computer to running time of	
	D: - 1 1		the computer under test.	
	Basic levels		Register level	
	in the		Processor level	
17	digital	-		-
	system			
	design			
	Processor		• CPU	
18	level	-	Memory	-
	system		IO devices	
ı				

	design component s		
19	Register level system design component s	<ul> <li>Registers</li> <li>Counters</li> <li>Combinational circuits</li> <li>Small sequential circuits</li> </ul>	-
20	Types of PLD	<ul> <li>Read Only Memory (ROM)</li> <li>Programmable Logic Array (PLA)</li> <li>Programmable Array Logic (PAL)</li> </ul>	-
21	Fixed point number system	Number system in which radix point is fixed	-
22	Floating point number system	Number system in which radix point is said to float.	-
23	Three fields in floating point number representat ion	<ul> <li>Sign</li> <li>Significant digits (Mantissa)</li> <li>Exponent</li> </ul>	-
24	Single precision IEEE standard for floating point number	<ul> <li>Field 1 - Sign - 1 bit URE</li> <li>Field 2 - Exponent - 8 bits</li> <li>Field 3 - Mantissa - 23 bits</li> </ul>	-
25	Double precision IEEE standard for floating point number	<ul> <li>Field 1 - Sign - 1 bit</li> <li>Field 2 - Exponent - 1 bit</li> <li>Field 3 - Mantissa - 52 bits</li> </ul>	-

Unit II Arithmetic Unit and Data Path Design				
26	Data path unit	-	The data path unit is a collection of functional units capable of performing all arithmetic and logic operations.	-
27	Booth's algorithm	-	Booth algorithm is a technique for multiplication that works equally well for both negative and positive multiplier.	-
28	Division algorithms	-	<ul><li>Restoring division algorithm,</li><li>Non-restoring division algorith</li></ul>	-
29	Guard bits	-	In floating-point arithmetic guard bits which are extra bits used in the intermediate steps of calculations to get maximum accuracy in the final result.	-
30	Chopping		Chopping is the simplest method of truncation or removal of guard bits.	-
31	Coprocessor	-	Coprocessor is a separate instruction processor that implements special functions with low-cost and fast hardware.	-
32	Coprocessor trap	- DESU	When coprocessor is not connected in the system and coprocessor instructions are included in the program, the program control is transferred to a predetermined memory location where a software routine implementing the desired coprocessor instruction is stored. This type interrupt generated by the CPU is called coprocessor trap.	-
33	Von Neumann rounding	- E	Von Neumann rounding is the simplest method of truncation.	-
34	Problems in floating-point arithmetic	-	<ul> <li>Mantissa overflow,</li> <li>mantissa underflow,</li> <li>exponent overflow and</li> <li>exponent underflow a</li> </ul>	-
35	Algorithms used for multiplication	-	<ul><li>Roberson's algorithm and</li><li>Booth's algorithm</li></ul>	-
36	Parts of a processor unit	-	<ul><li>Data Processing unit</li><li>Control unit</li></ul>	-
37	Types of Adders	-	<ul><li>Serial Adder</li><li>Parallel Adder</li></ul>	-

	Non unstaning		Division algorithm that does not need notoning	
20	Non-restoring		Division algorithm that does not need restoring	
38	division	-	of remainder but needs restoring of remainder if	-
	algorithm		it is negative	
39	ALU	_	Arithmetic logic unit that performs adding,	_
0,			subtracting, shifting and logical operation.	
	Three methods		Chopping	
40	of truncation	-	<ul> <li>Von Neumann rounding</li> </ul>	-
	or truncation		Rounding	
	Type of memory		DRAM - Dynamic Random-Access Memory	
41	used in main	-		-
	memory			
40	True on of ALLI		Combinational ALU	
42	Types of ALU	-	Sequential ALU	-
40	Two ways of		• Spatial	
43	ALU expansion		• Temporal	-
	Motorola 68882		Coprocessor used with M68020nCPU	
44	coprocessor	-		-
	-		1. Add the exponent and subtract the bias	
	Rules for		2. Multiply the mantissa and determine sign of	
45	floating point		result.	-
	multiplication			
			3.Normalize result	
	Rules for		1. Subtract the exponent and add the bias	
46	floating point	_	2. Divide the mantissa and determine sign of	_
	division		result.	
	uivision		3.Normalize result	
47	Robertson		Multiplication algorithm for 2's complement	
47	algorithm	DEST	operands. YOUR FUTURE	-
	T 1 1 1	_	An electronic adder that improves speed by	
48	Look ahead		reducing the amount of time required to	-
	carry adder		determine the carry bits.	
			The word that is used to select one of te	
49	Control word	-	processing options	-
	Throughput of		Proceeding options	
50	Throughput of		More than one	
50	superscalar	-		-
	processor			
		Unit II	II Control Unit Design	
<b>F1</b>	Combral it		Control unit issues control signals to the data	
51	Control unit	-	processing part to perform operations on data.	-
	Hardwired		Control units use fixed logic circuits to interpret	
52	control	-	instructions and generate control signals from	-
			instructions and generate control signals from	

			them.	
53	Microprogram ming		Microprogramming is a method of control unit design in which the control signal selection and sequencing information is stored in a ROM or RAM called a control memory.	-
54	Instruction pipelining	-	A process in which the fetch, decode and execute cycles for several instructions are performed simultaneously to reduce overall processing time.	-
55	Superscalar processor	-	A processor capable of parallel instruction execution and having performance level greater than one instruction per cycle is known as superscalar processor.	-
56	Instruction level parallelism		In an instruction level parallelism, the instructions in a sequence are independent and are executed in parallel by overlapping.	-
57	Micro- pipelining	-	Many times, pipeline stages are subdivided upto logic gates level called micro-pipelining.	-
58	Pipeline hazards	-	Any reason the causes the pipeline to stall is called a hazard.	-
59	Four stage pipelines		<ul> <li>Instruction fetch,</li> <li>operand loading,</li> <li>execute instruction and</li> <li>operand storing stages.</li> </ul>	-
60	Microprogram med control unit	- DESU	The control unit whose binary control variables are stored in memory is called a microprogrammed control unit.	-
61	Control unit design approaches	- E	• Hardwired control unit Microprogrammed control unit	-
62	Design methods of hardwired control unit	-	<ul> <li>State-table method</li> <li>Delay-element method</li> <li>Sequence-counter method</li> <li>PLA method</li> </ul>	-
63	Types of Hazards	-	<ul> <li>Structural hazards,</li> <li>data hazards and</li> <li>instruction or</li> <li>control hazard</li> </ul>	-
64	Components of microprogram	-	<ul><li>Microprogram sequencer</li><li>Control address memory</li><li>Control memory</li></ul>	-

	med control		<ul><li>Microinstruction register</li><li>Decoder</li></ul>	
65	unit Processor registers	-	<ul> <li>Decoder</li> <li>Program counter (PC)</li> <li>Address Register (AR)</li> <li>Data Register (DR)</li> <li>Accumulator (AC)</li> </ul>	-
66	Components of control unit	-	<ul><li>Control memory</li><li>Control address register</li><li>Subroutine register</li></ul>	-
67	Techniques for grouping of control signals	-	<ul><li>Horizontal organization</li><li>Vertical organization</li></ul>	-
68	Microprogram	-	Sequence of one or more micro-operations designed to perform specific operation	-
69	IR		Instruction Register – Register which holds the opcode of the instruction being executed	-
70	MDR	-	Memory data register that holds the instruction code/data received from / sent to the memory.	-
71	Pipeline register	- Z	Control register that holds the present microinstruction while the next address is computed and read from memory	-
72	Pipelining		Temporal overlapping of processing	-
73	Pipeline processor		Processor supporting pipelining hardware architecture	-
74	Classification of data dependent hazards	DESI	<ul> <li>Write after read</li> <li>Read after write</li> <li>Write after write</li> </ul>	-
75	Issues in implementing superscalar processors	-	<ul> <li>Instruction type</li> <li>E-unit availability</li> <li>True data dependency</li> <li>Procedural dependency</li> <li>Resource conflicts</li> <li>Output dependency</li> <li>Anti-dependency</li> </ul>	_
		Unit IV		
76	Cache memory	-	Cache memory is a small, fast memory that is inserted between the larger, slower main memory and the processor.	-
77	Non-volatile		A memory that holds data even if power is	

	memory		turned off.	
78	Types of ROM	_	<ul> <li>Masked ROM,</li> <li>programmable ROM (PROM),</li> <li>erasable PROM (EPROM) and</li> <li>electrically erasable programmable ROM (EEPROM) are the types of ROMs.</li> </ul>	-
79	Types of RAM	-	<ul><li>Static RAM (SRAM) and</li><li>Dynamic RAM (DRAM)</li></ul>	-
80	Virtual address	-	The addresses that processor issues to access either instruction or data are called virtual address or logical address.	-
81	Demand paging	-	The technique of getting desired page in the main memory	-
82	Segment translation		a process of converting logical address into a linear address.	-
83	page translation	-	a process of converting linear address into a physical address.	_
84	Virtual memory	- 2	Techniques that automatically swaps program or data blocks between the main memory and the secondary storage device	-
85	TLB		Translation Lookaside Buffer - The cache that stores the most recently used page table entries in it	-
86	Associative memory		A memory unit accessed by the content.	-
87	MAR	DEST	The MAR stands for memory address register. It holds the address of the active memory location.	-
88	Associative Memory also called as	<u> </u>	Content addressable memory	-
89	Address decoding techniques	-	<ul> <li>Absolute decoding / full decoding</li> <li>Linear decoding / Partial decoding</li> </ul>	-
90	Advanced DRAMs	-	<ul> <li>Enhanced DRAM,</li> <li>Cache DRAM</li> <li>Synchronous DRAM</li> <li>Rambus DRAM</li> <li>Ramlink DRAM</li> <li>Extended Data out DRAM</li> </ul>	_
91	Example of Serial access	-	<ul><li>Magnetic disk</li><li>Magnetic tape</li></ul>	-

	memory		Optical memories	
92	Access Time		The time delay between receiving an address and the beginning of the actual data transfer.	-
93	Seek Time	-	Time required to move the read/write head to the proper track	-
94	Disk controller	-	A hardware interface provided to control the operation of a disk drive.	-
95	Optical memories	-	<ul> <li>Compact Disk Read only memory (CD-ROM)</li> <li>Write-once Read-Many (WORM)</li> <li>Erasable optical Disk</li> </ul>	-
96	Memory Access methods	·	<ul><li>Sequential access</li><li>Random access</li></ul>	-
97	Advantages of DRAM	-	<ul> <li>Cheap</li> <li>More memory cells per unit area so small size</li> </ul>	-
98	Physical memory types	- ,	<ul><li>Semiconductor memory</li><li>Magnetic surface memory</li></ul>	-
99	Write policy to avoid the cache coherency		Write within	-
100	Efficient method of cache updating	- DESIC	Snoopy writes	-
	U	nit V In <mark>pu</mark>	it/Output and System Organization	
101	Bus	-	A subsystem that is used to connect computer components and transfer data between them	-
102	Bus master	-	The device that is allowed to initiate data transfers on the bus at any given time is called bus master.	-
103	Operating system	-	<ul> <li>Operating system is a program which acts as an interface between a user of a computer and computer hardware.</li> <li>It also provides an environment in which a user may execute programs.</li> </ul>	-
104	I/O mapped	-	In I/O mapped I/O, processor provides separate	-

	I/O		address range for memory and I/O devices.	
105	Memory mapped I/O	_	In memory mapped I/O, memory control signals are used to the read and write I/O operations, whereas in I/O mapped I/O, I/O control signals are used to control read/write I/O operations.	_
106	ISR	-	Special routine that is executed to service the interrupt is called interrupt service routine (ISR).	-
107	Vectored interrupt	-	If the processor produces a CALL to a predetermined memory location which is the starting address of the ISR, the address is called vector address and such interrupts are called vectored interrupt.	-
108	Interrupt		An interrupt is an event that suspends the processing of currently executing program and begins the execution of another program.	-
109	Exception	-	Events that causes interrupt is called exception.	-
110	Fault tolerance	- 2	Ability of a system to execute specified algorithms correctly regardless of the hardware or software failures.	-
111	Typical control bus signals	DESI	<ul> <li>MEMR (Memory Read)</li> <li>MEMW (Memory Read)</li> <li>IOR (I/O Read)</li> <li>IOW (I/O Read)</li> <li>INTR Interrupt request</li> <li>INTA Interrupt Acknowledgement</li> <li>HOLD</li> <li>HLDA Hold Acknowledge</li> <li>bus request</li> <li>Bus grant</li> <li>Reset</li> <li>Ready</li> <li>CLK</li> </ul>	_
112	Bus design parameters	-	<ul> <li>Type of bus</li> <li>Method of arbitration</li> <li>Timing</li> <li>Bus width</li> <li>Data transfer type</li> </ul>	-
113	Two approaches of bus arbitration	-	<ul><li>Centralized</li><li>Distributed</li></ul>	-

	Central bus		Daisy chaining	
114	arbitration	-	Polling method	-
	methods		Independent request method	
			Control & timing	
	Major		CPU communication	
115	requirement of	-	Device communication	-
	IO module		Data buffering	
			Error detection	
	Memory			
116	interfacing	-	Memory mapped I/O	-
	techniques		• I/O mapped I/O	
	Two main IO		IN port address	
117	instructions	-	• OUT port address	-
	Programmed		Computer system in which the I/O operations	
118	I/O system		are completely controlled by the CPU	-
	Interrupt			
119	driven I/O	-	a way of controlling input/output activity	-
			The method that is used to transfer information	
120	I/O interface		between internal storage and external I/O	_
120			devices	
	Three possible		devices	
	ways of data		1. Programmed I/O.	
121	transfer to or		2. Interrupt- initiated I/O.	
	from the		3. Direct memory access (DMA).	-
	peripherals			
	Peripherals		Cingle transfor (guele stepling)	
122	DMA data	DESI	<ul> <li>Single transfer (cycle stealing)</li> <li>Block transfer</li> </ul>	
122	transfer modes			-
	T (1/2	C	S • Demand / burst transfer	
123	Types of I/O	-	Selector channel	-
	channels		Multiplexer	
124	Intel 8089	-	IO processor that has the ability to execute IO	_
			instructions	
	Types of		Hardware redundancy	
125	redundancy	-	Software redundancy	_
-20	for fault		Information redundancy	
	tolerance		Time redundancy	
		]	Placement Questions	
	DIGG		Reduced instruction set processor that use	
126	RISC	-	hardwired control. It uses separate instruction	-
<u> </u>	1		1	1

			and data cache.	
127	CISC	_	Complex instruction set processor that use micro programed control	-
128	Services offered by operating systems	-	<ul> <li>Memory management</li> <li>I/O device management</li> <li>File system support</li> <li>Job scheduling</li> <li>Swapping of the other programs etc.</li> </ul>	_
129	Types of operating system	-	<ul> <li>Batch</li> <li>Multiprogramming</li> <li>Time sharing</li> <li>Real time</li> </ul>	-
130	Example of real time operating system	ŀ	<ul> <li>PSOS. PSOS is widely used in embedded applications and is a host target type of <b>RTOS</b></li> <li>VRTX.</li> <li>RT Linux</li> <li>Lynx.</li> </ul>	-
131	Protections needed for operating system		<ul><li> I/O protection</li><li> Memory protection</li><li> CPU protection</li></ul>	-
132	Operating system services	DESIG	<ul> <li>Program execution</li> <li>I/O operation</li> <li>File system manipulation</li> <li>Error detection</li> <li>Resource allocation</li> <li>Accounting</li> <li>Protection</li> </ul>	-
133	System calls	-	• Provides the interface a running program and the operating system	-
134	Categories of system calls	-	<ul><li>Process or job control</li><li>File manipulation</li><li>Information maintenance</li></ul>	-
135	System calls used for file manipulation	-	<ul> <li>Create file</li> <li>Delete file</li> <li>Open</li> <li>Close</li> <li>Read</li> </ul>	-

[			<b>1</b> 47.1	
			• Write	
			Reposition	
			Get file attributes	
			Set file attributes	
	System calls		• End	
			• Abort	
l			• Load	
			• Execute	
			Create process	
136	for process /	-	Terminate process	-
	job control		Get process attributes	
			Set process attributes	l
			<ul> <li>Wait for time</li> </ul>	
			Wait event	
			Signal event	
			File modification	
107	System		Program language support	
137	program	-	Program loading & execution	-
			Application	
	Types of			
100	multiprocessor		Loosely coupled multiprocessor system	
138	stem	-	<ul> <li>Tightly coupled multiprocessor system</li> </ul>	-
	architecture			
	Contention		Nonconstanting	
100	problems in		Memory contention	
139	multiprocessor	DEST	Communication contention	-
	system	Last the set 1	Hotspot contention	
		E	S Cocal memories	
140	Techniques for		Better interconnection network system	
140	reducing	-	Cache memory	-
	contention		Memory allocation	
			Wait For Memory Function Complete signal that	
141	WMFC	-	enables the processor to wait for the memory	-
			operation to complete	
	Memory type		SRAM – Static Random-Access Memory	
142	used in cache	-		-
	memory			
143	The last on the		Secondary memory	-
	hierarchy scale	-		
	-		1	i

	of memory devices				
144	Application of ROM chips	-		To store Boot files	-
145	Two types of computer memory	-		<ul><li> Primary memory</li><li> Secondary memory</li></ul>	-
146	Examples of secondary storage memory	-		<ul> <li>Compact disk,</li> <li>floppy disk,</li> <li>pen drive,</li> <li>external hard drive, etc.</li> </ul>	-
147	Memory mapping functions	-	<	used to map the memory blocks on to their corresponding cache block.	-
148	Dirty bit	-		The bit used to indicate whether the block was recently used or not	-
149	SCSI Bus	-		SCSI (Small Component System Interconnect) is used to connect to display devices to CPU	-
150	MFC	-	6	MFC stands for Memory Function Complete; signal is used to show complete of memory operation.	-

## **Faculty Team Prepared**

Signatures

- 1. Mr.V.Ramesh, AP/ECE
- 2. Mr.M.Eswaramoorthy, AP/ECE NO YOUR FUTURE
- 3. Mrs.A.Nivetha, AP/ECE Estd. 2000

HoD